

International Journal of Innovative Research in Computer and Communication Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: <u>www.ijircce.com</u> Vol. 7, Issue 2, February 2019

Comparative Study on DHT Algorithm using Different Types of Technique

Akshat Pandey¹, Prof. Rahul Shrivastava²

M. Tech. Scholar, Department of Electronics and Communication, SISTec, Gandhi Nagar, Bhopal, India¹ Assistant Professor, Department of Electronics and Communication, SISTec, Gandhi Nagar, Bhopal, India²

ABSTRACT: Discrete Hartley Transform (DHT) is one of the transform used for converting data in time domain into frequency domain using only real values. DHT can be used for highly modular and parallel processing of data in VLSI applications. It have proposed a new algorithm for calculating DHT of length 2^N, where N=3 and 4. The implemented urdhwa parallel multiplier and partition multiplier is improvement in place of simple multiplication used in conventional DHT. This paper studied of conventional DHT algorithm and proposed DHT algorithm in terms of delays and area.

KEYWORDS: - Discrete Hartley Transform (DHT), Urdhwa Multiplier, Partiton Multiplier, Xilinx Software

I. INTRODUCTION

Digital signal processing (DSP) includes processing of data in various domains based on their applications.DSP has vast applications in various fields such as space, medical, commercial, industrial and scientific. Each requires processing of vast data for collecting useful information [1]. Transform is a technique used in DSP for converting one form of data in another. A family of transform is available in DSP for data processing. Fourier analysis one of the oldest technique used in this family. Fourier analysis is named after Jean baptiste joseph fourier (1768-1830) a French mathematician and physicist. It was used for periodic continuous signals [2-3]. Fourier series is a technique which decomposes a signal in time domain into a no. of sine and cosine waves in frequency domain. But it was not applicable for non-periodic signals Then came Fourier transform into existence which removes the drawback of fourier series and thus can be used for non-periodic continuous signals. Fourier transform is a mathematical tool using integrals [3]. But fourier transform is not suitable for non-stationary signals. Since both transforms are not applicable for discrete signals, so there is a need for new transform for discrete signals [4]. Discrete time fourier transform (DTFT) is used for signals that extend from positive to negative infinity but are not periodic. DTFT is not used for periodic discrete signals so discrete fourier transform (DFT) can into existence. DFT is a discrete numerical equivalent of FT using summation instead of integrals. DFT is used for signals that repeat themselves in periodic fashion extending from positive to negative infinity. FFT is a improvement of DFT in which computation has becomes faster [4].

All the family members of fourier till now works on complex values which requires large storage space and computationally complex in nature but Discrete Hartley transform (DHT) converts real values into real values. Therefore, it needs lesser storage space and less computational complexity [5].

The classical split-radix algorithm is difficult to implement on VLSI due to its irregular computational structure and due to the fact that the butterflies significantly differs from stage to stage. Thus, it is necessary to derive new such algorithms that are suited for a parallel VLSI system. In this brief, a new VLSI DHT algorithm that is well suited for a VLSI implementation on a highly parallel and modular architecture. It can be used for designing a completely novel VLSI architecture for DHT.

Discrete Hartley Transform is abbreviated for DHT and this transform was proposed by R. V. L. Hartley in 1942 [5]. DHT is the analogous to Fast Fourier transform which provides the only real value at any cost. The main difference from the DFT is that it transforms the real inputs to real outputs with no intrinsic involvement of complex value. DFT can be used to compute the DHT, and vice versa [6].

There are different types of adder and multipliers are used to implemented 8-point and 16-point DHT. All types of multiplier i.e. Vedic multiplier, Array multiplier, Booth multiplier, Urdhwa multiplier and partition multiplier are



International Journal of Innovative Research in Computer and Communication Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: <u>www.ijircce.com</u> Vol. 7, Issue 2, February 2019

consist of two steps. In first step is partial product and second step is multi add operation. Partial product is used to AND gate and multi add operation is used to different types of adder.

II. LITERATURE REVIEW

K. Pitambar Patra et al. [1], discrete transforms such as the Discrete Fourier Transform (DFT) or the Discrete Hartley Transform (DHT) furnish an indispensable tool in Signal Processing. The successful application of transform techniques relies on the existence of the so-called fast transforms. In this paper some fast algorithms are derived which meet the lower bound on the multiplicative e complexity of a DFT/DHT. The approach is based on the factorization of DHT matrices. New algorithms for short block lengths such as N=3, 5, 6, 12 and 24 are presented. In this paper we have seen DHT algorithms for N=12 that are used 52 adder and 4 multiplier.

G. Challa Ram et al. [2], the discrete Hartley transform (DHT) has proved to be a valuable tool in digital signal/image processing and communications and has also attracted research interests in many multidimensional applications. Although many fast algorithms have been developed for the calculation of one- and two-dimensional (1-D and 2-D) DHT, the development of multidimensional algorithms in three and more dimensions is still unexplored and has not been given similar attention; hence, the multidimensional Hartley transform is usually calculated through the row-column approach. However, proper multidimensional algorithms can be more efficient than the row-column method and need to be developed. Therefore, it is the aim of this paper to introduce the concept and derivation of the three-dimensional (3-D) radix-2 2 2 algorithm for fast calculation of the 3-D discrete Hartley transform. The proposed algorithm is based on the principles of the divide-and-conquer approach applied directly in 3-D. It has a simple butterfly structure and has been found to offer significant savings in arithmetic operations compared with the row-column approach based on similar algorithms. In this paper we have seen DHT algorithm for N=8 that are used 39 adder and 24 multiplier.

G. Gokhale et al. [3], the radix-4 decimation-in-time fast Hartley transform and algorithm for DHT was introduced by Bracewell. A set of fast algorithms were further developed by Sorenson et al. In this paper, a fast radix-4 decimation-in time algorithm that requires less number of multiplications and additions is proposed. It utilizes four different structures in the signal flow diagram. It exhibits a recursive pattern and is modular. The operational counts for the proposed algorithm are determined and verified by implementing the program in C. An analog architecture to implement the algorithm is proposed. The validity of the same is tested by simulating it with the help of the Orcad Spice. In this paper we have seen DHT algorithm for N=4 that are used 8 adder and 0 multiplier.

Shirali Parsai et al. [5], Discrete Hartley transform is an important tool in digital signal processing. This paper presents a novel recursive algorithm for realization of one-dimensional discrete Hartley transform of even length. The transform is constructed by single folding of input data and using Chebyshev Polynomial. Single folding algorithm provides data throughput two times of that achieved by the conventional methods. Compared to some other algorithms, the proposed algorithm achieves savings on the number of additions and multiplications. The recursive algorithms are appropriate for VLSI implementation. In this paper we have seen DHT algorithm for N=4 that are used 7 adder and 6 multiplier.

Doru Florin Chiper et al. [6], we present a new efficient method for the computation of the discrete Hartley transform of type II and radix-2 length. This recursive method requires a reduced number of arithmetic operations compared with existing methods and can be easily implemented. A new efficient method for the direct computation of a length N type-II DHT from two adjacent DHT-II sequences of length N/2 is also presented. In this paper we have seen DHT algorithm for N=8 that are used 28 adder and 10 multiplier.

Sushma R. Huddar et al. [7], a new very large scale integration (VLSI) algorithm for a 2N-length discrete Hartley transform (DHT) that can be efficiently implemented on a highly modular and parallel VLSI architecture having a regular structure is presented. The DHT algorithm can be efficiently split on several parallel parts that can be executed concurrently. Moreover, the proposed algorithm is well suited for the sub expression sharing technique that can be used to significantly reduce the hardware complexity of the highly parallel VLSI implementation. Using the advantages of



International Journal of Innovative Research in Computer and Communication Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: <u>www.ijircce.com</u> Vol. 7, Issue 2, February 2019

the proposed algorithm and the fact that we can efficiently share the multipliers with the same constant, the number of the multipliers has been significantly reduced such that the number of multipliers is very small comparing with that of the existing algorithms. Moreover, the multipliers with a constant can be efficiently implemented in VLSI. I this paper we have seen DHT algorithm for N=8 that are used 16 adder and 2 multiplier.

III. DISCRETE HARTLEY TRANSFORM

Discrete Hartley transform is used to convert real values into real ones. It requires decomposition of data into stages using butterfly similar to FFT. But the butterfly used in DHT is quite different in terms of coefficients or multipliers. With the increase in number of DHT sequence length the number of coefficients is also increased simultaneously. We have proposed 16 point DHT butterfly with each data sequence is of 8 bit.




Figure 1: Block Diagram of DHT

IV. ALGORITHM FOR 16 POINT DHT

We present an implementation of fast DHT algorithm for a length N=1. There are six stages required to complete the butterfly design of N=16 length DHT. These stages include summing stages and coefficient multiplying stages. Bit reversed pattern by using any method like permutation. Then in the first stage the pairs of bit reversed patterns are added to form eight terms. In the second stage, one third of the terms are again added and subtracted to form further three terms.

First two stages do not include any multiplication. Remaining terms are multiplied by the first coefficient. In the next stage again two new coefficients are introduced which is multiplied by the lower half of the third stage. In each stage multiplying of coefficients stage precedes its summing stage. After coefficient multiplication it is preceded by its summing stage to form the common terms used in the final stage.




Figure 2: 16-point DHT Butterfly



International Journal of Innovative Research in Computer and Communication Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: <u>www.ijircce.com</u> Vol. 7, Issue 2, February 2019

Before first stage the data sequence are arranged in Last stage includes only summing of terms. Finally we get the transformed data sequence in order and do not need any permutation.

• Mathematical calculation for N=16

$$X(0) = x(0) + x(1) + x(2) + x(3) + x(4) + x(4) + x(6) + x(7) \\ + x(8) + x(9) + x(10) + x(11) + x(12) + x(13) + x(14) + x(15) \\ X(1) = x(0) + x(8) + x(4) - x(12) + x(13) + x(14) + x(15) \\ X(2) = x(0) + x(8) + x(4) - x(12) + x(16) - x(14) + x(11) + x(9) \\ + x(3) - x(11) + x(2) + x(11) + x(12) + x(13) + x(14) + x(15) \\ X(3) = x(0) - x(8) + x(12) - x(4) + x(12) + x(13) + x(14) + x(15) \\ X(3) = x(0) - x(8) + x(12) - x(4) + x(12) + x(13) + x(14) + x(15) \\ X(4) = x(10) + x(8) + x(15) - x(3)x(7) - x(15) + x(3) + x(11) \\ X(4) = x(10) + x(8) + x(4) + x(12) + x(10) + x(6) + x(14) + x(1) \\ + x(10) + x(8) + x(4) - x(12) + x(10) + x(8) + x(14) + x(10) \\ + x(10) + x(8) + x(4) - x(12) - x(10) + x(3)x(7) - x(15) \\ X(5) = x(0) - x(8) + x(4) - x(12) - x(10) + x(3)x(7) - x(15) \\ X(5) = x(0) - x(8) + x(4) - x(12) - x(10) + x(3)x(7) - x(15) \\ x(10) + x(3) + x(3) + x(1) - x(15) + x(3) - x(11) + x(3)x(13) + x(9) - x(5) - x(1)) \\ + x(2)x(13) - x(5) + x(1) - x(9) \\ + x(2)x(13) - x(5) + x(1) - x(9) \\ + x(2)x(13) - x(5) + x(1) - x(9) \\ + x(10) + x(8) + x(4) - x(12) + x(14) + x(15) \\ + x(9) = x(0) - x(8) + x(4) - x(12) + x(14) - x(15) \\ + x(10) - x(10) + x(8) + x(4) - x(12) + x(14) - x(15) \\ + x(10) - x(10) + x(8) + x(4) - x(12) - x(16) + x(14) + x(15) \\ + x(10) - x(10) + x(8) + x(12) - x(14) + x(14) - x(15) \\ + x(10) - x(10) + x(8) + x(12) - x(4) + x(13) + x(10) + x(14) + x(15) \\ + x(10) - x(10) + x(8) + x(12) - x(4) + x(13) + x(10) + x(16) \\ + x(14) - x(10) - x(15) + x(3) - x(11) + x(17) + x(15) \\ + x(11) - x(7) + x(15) + x(3) + x(11) - x(3) + x(11) + x(7) + x(15) \\ + x(11) - x(17) + x(15) + x(3) + x(11) + x(3) + x(10) + x(15) \\ + x(11) - x(17) + x(15) + x(3) + x(1) + x(1) + x(1) + x(15) \\ + x(11) - x(17) + x(15) + x(3) + x(1) + x(3) + x(1) + x(15) \\ + x(11) - x(17) + x(15) + x(3) + x(1) + x(1) + x(1) + x(15) \\ + x(11) - x(17) + x(15) + x(13) + x(1) + x(1) + x(1) + x(15) \\ + x(11) - x(17) + x(15) + x(13) + x(10) + x(1$$



International Journal of Innovative Research in Computer and Communication Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: <u>www.ijircce.com</u> Vol. 7, Issue 2, February 2019

V. COMPARATIVE ANALYSIS

Here, the DHT of length N=16 point requires 67 additions and 12 multiplications. All the designing and experiment regarding algorithm that we have mentioned in this paper is being developed on Xilinx tool updated version. It is also a well-known fact that the multiplier unit forms an integral part of processor design. Due to this regard, high speed multiplier architectures become the need of the day. In this future scope, we introduce a novel architecture to perform high speed multiplication using ancient Vedic mathematics techniques. A new high speed approach utilizing 4:2 compressors and novel 7:2 compressors for addition has also been incorporated in the same and has been explored.

Table 1: Comparisons the multipliers and adder for different number of order

Design	Number	Addition	Multiplier
	of order		
K. Pitambar	12	52	4
Patra et al. [1]	24	138	12
G. Challa Ram et	8	39	24
al. [2]	16	78	48
G. Gokhale et al.	4	8	0
[3]	16	68	12
G. Gokhale et al.	8	28	10
[4]	16	92	32
Shirali Parsai et	4	7	6
al. [5]	6	15	12
Doru Florin	8	16	2
Chiper et al. [6]	16	67	12

VI. CONCLUSION

DHT is a new transform used for real value to real value conversion. Urdhwa and partition is an ancient technique for multiplication. DHT is used in various fields such as image processing, space science, scientific applications etc. Delay provided and area required by hardware are the two key factors which are need to be consider. Here we present studied of DHT with 8×8 different types multiplier by using full adder, OR and XNOR gates in different types of adder. DHT algorithm that is well suited for a VLSI implementation on a highly parallel and modular architecture. It can be used for designing a completely novel VLSI\ architecture for DHT.

REFRENCES

- [1] K. Pitambar Patra, Janmejaya Samal and Sambit Patnaik, "High Speed and Area Efficient Discrete Hartley Transform using Urdhwa Multiplier", International Journal of Innovative Research in Science Engineering and Technology, Vol. 06, Issue 02, February 2017.
- [2] G. Challa Ram and D. Sudha Rani, "Area Efficient Modified Vedic Multiplier", 2016 International Conference Circuit, Power and Computing Technologies (ICCPCT).
- [3] G. Gokhale and P. D. Bahirgonde, "Design of Vedic Multiplier using Area- Efficient Carry Select Adder", 4th IEEE International Conference on Advances in Computing, Communications and Informatics (ICACCI-2015), Kochi, August10-13, 2015, India.
- [4] G. Gokhale and Mr. S. R. Gokhale, "Design of Area and Delay Efficient Vedic Multiplier Using Carry Select Adder", 4th IEEE International Conference on Advances in Computing, Communications and Informatics (ICACCI- 2015), Kochi, August 10-13, 2015, India.
- [5] Shirali Parsai, Swapnil Jain and Jyoti Dangi, "VHDL Implementation of Discrete Hartley Transform using Urdhwa Multiplier", 2015 IEEE Bombay Section Symposium (IBSS).
- [6] Doru Florin Chiper, Senior Member, IEEE, "A Novel VLSI DHT Algorithm for a Highly Modular and Parallel Architecture", IEEE Transactions on circuits and systems—II, VOL. 60, No. 5, May 2013.
- [7] Sushma R. Huddar and Sudhir Rao, Kalpana M., "Novel High Speed Vedic Mathematics Multiplier using Compressors", 978-1 4673-5090-7/13©2013 IEEE.
- [8] S. S. Kerur, Prakash Narchi, Jayashree C N, Harish M Kittur and Girish V A, "Implementation of Vedic multiplier for Digital Signal Processing", International Conference on VLSI, Communication & Instrumentation (ICVCI) 2011, Proceedings published by International Journal of Computer Applications® (IJCA), pp.1-6.



International Journal of Innovative Research in Computer and Communication Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: <u>www.ijircce.com</u> Vol. 7, Issue 2, February 2019

- [9] Himanshu Thapaliyal and M.B Srinivas, "VLSI Implementation of RSA Encryption System Using Ancient Indian Vedic Mathematics", Center for VLSI and Embedded System Technologies, International Institute of Information Technology Hyderabad, India.
- [10] Jagadguru Swami Sri Bharati Krishna Tirthaji Maharaja, "Vedic Mathematics: Sixteen simple Mathematical Formulae from the Veda", Delhi (2011).
- [11] Sumit Vaidya and Depak Dandekar. "Delay-power performance comparison of multipliers in VLSI circuit design". International Journal of Computer Networks & Communications (IJCNC), Vol.2, No.4, July 2010.
- [12] P. D. Chidgupkar and M. T. Karad, "The Implementation of Vedic Algorithms in Digital Signal Processing", Global J. of Eng. Edu, Vol.8, No.2, 204, UICEE Published in Australia.