



## International Journal of Innovative Research in Computer and Communication Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: [www.ijircce.com](http://www.ijircce.com)

Vol. 5, Issue 11, November 2017

# Hardware Co-Simulation of Sobel Edge Detection Using FPGA and System Generator

Sneha Moon<sup>1</sup>, Prof. Meena Chavan<sup>2</sup>

Bharati Vidyapeeth Deemed University College of Engineering, Pune, India

**ABSTRACT:** This research paper implements an image processing algorithm relevant to Edge Detection for closed image in a Xilinx FPGA using System Generator. I prefer Sobel algorithm which is most decent and gives us an efficient output. If I prefer to write HDL code for such algorithm in Xilinx FPGA then it's too cumbersome and time-consuming. I architected this system with use of Xilinx System Generator. Its apparatus with a high-level graphical interface under MATLAB environment. Its Simulink-based blocks which makes it very easy to knob with appreciation to other software for hardware characterization. Here I have conferred new art SimSH: Simulink Sw/Hw Co-architecture system. Popularized system gives a programmed way from an algorithm apprehend in Simulink to a heterogeneous operations. Given an allotment and a mapping preferred, the SimSH automatically synthesizes the Simulink model on heterogeneous target. SimSH also helps to detect. Popularized bus and progress Simulink allows user to establish.

**KEYWORDS:** Mat lab, Xilinx System Generator, FPGA, Edge detection algorithm

## I. INTRODUCTION

The advertisement for image processing systems lack high-performance digital signal processing as well as low accessory costs appropriate for a volume function. Xilinx FPGA devices provide a podium with which to meet these two conflicting preconditions. A Xilinx tool, the System Generator for DSP, attempts a capable and straightforward method for change over from a PC-based model in Simulink to a real-time FPGA based hardware application. The system model can be simulated in the Simulink situation. This higher absorption level curtails the analysis and unscramble time. For real hardware testing, Xilinx System Generator supports the prospect to perform hardware in-the-loop co-simulation. This methodology provides easier hardware verification and development correlated to HDL based path. The Simulink reproduction and hardware-in-the-loop path presents a far more cost efficient solution than other mode. The capacity to quickly and directly comprehend a authority system architecture as a real-time embedded system greatly facilitates the design process. The goal and aim of this project was to develop an image-processing algorithm applicable to Edge Detection system in a Xilinx FPGA using System Generator for DSP, with a focus on accomplish overall high act, low cost and short development time. Xilinx System Generator is a DSP design tool from Xilinx that enables the use of the Math works model-based architecture situation Simulink for FPGA design. It is a system-level exemplary apparatus in which designs are abduction in the DSP friendly Simulink modelling situation using a Xilinx specific block set. The advantages of using proposed model are as follows

1. Popularized SimSH that provides an automatic path from Simulink to a heterogeneous, podium given PE appropriation and mapping. The SimSH allow algorithm planner immediately incorporate the application avert annoying and error-prone manual implementation efforts.
2. The SimSH automatically inserts necessary communication and synchronization across PEs via Communication Refinement. The synthesized layered communication is influenced by the OSI standard to enable reusability and scalability over varying architectures.
3. A communication optimization is Popularized which detects an underutilized bus, and increases efficiency through bundles - /unpack to fully apply the bus. I expose the aid using Sobel Edge Detection, and map it to a composite podium of Blackfin DSP and Xilinx FPGA. The results expose compelling aid in terms of (a) rapid awareness (within minutes), and (b) increased achievement and energy efficiency (both 2.68x over SW implementation).



# International Journal of Innovative Research in Computer and Communication Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: [www.ijircce.com](http://www.ijircce.com)

Vol. 5, Issue 11, November 2017

## II. LITERATURE SURVEY

A lot of work [1] done on edge detection algorithm to detect edge of an article. On the basis of edge detection innovation we can advance aspect of image for human interpretation. Image processing used in assorted field now days such as in medicinal utilization, for digital flying image disclosure from asteroid, for vehicle disclosure etc.

There are broadly three methods to detect edges

- 1) First order derivative (Gradient Method) Method. Example:
  - A) Robert Operator
  - B) Prewitt Operator
  - C) Sobel Operator
- 2) Second order derivative Method. Example:
  - A) Laplacian
  - B) Laplace of Gaussian
  - C) Difference of Gaussian
- 3) Optimal edge detection method.
  - A) Canny edge detection.

The cognate operators are used for image enhancement or to enhance the element present in the image and these cognate operations can be used for disclosure of edges present in the image. In this paper [2] use System alternator apparatus in developing automobile image processing edge detection algorithms which is developed by Xilinx based on MATLAB. Edge disclosure algorithm model and architecture are closed in MATLAB Simulink, arrangement of top-level file in ISE 14.7 environment then achieve a Systemalternator functions and other modules instantiated. Import the hardware design which generate by Systemalternator into the paper, and then the paper should be simulated, synthesis, finally completed the hardware-based of the algorithm. And show the processing image through VGA. Simulink R2014a [3] also supports circumstantial beheading codeformation. However, it does not specifically address conversation boost. Furthermore, Simulink only marks definite composite architectures (such as Zynq with single CPU and up to 2 FPGAs), while our workmarks a general heterogeneous architecture. Different from the company path, SimSH reveals both architecture modes and usage. It grant users in the academic association to easily increase the apparatus to backing other. Incorporate Simulink algorithm models to stipulation has appear in new research. In [5, 6], authors prospective a framework for software code formation from Simulink and authorization on MPSoC architecture.

## III. METHODOLOGY

### 1. Xilinx System Generator

System Generator is part of the ISE® architecture Suite and adds Xilinx DSP Block set such as adders, multipliers, registers, and drain and memorize for utilization definite design. These blocks advantages the Xilinx IP corealternators to drop increase results for the preferred device. Previous background with Xilinx FPGAs or RTL design procedure is not mandatory when using Systemalternator. Designs are occupy in the DSP beneficially Simulink modelling situation using a Xilinx definite Block set. All of the next FPGA development steps including fusion and place and avenue are naturally executeto bring about an FPGA programming file. Advantage of using Xilinx system alternator for hardware development is that Xilinx Block set provides close assimilation with MATLAB Simulink that helps in co-simulating the FPGA module with pixelangle provided by MATLAB Simulink Blocks. The System alternator block defines which type of FPGA board will be used, as well as provide several further choice for clock speed, assortment type and inquiry. With a library of over 90 DSP building blocks, System alternator allows for faster prototyping and architecture from a high-level programming stand point.

Some blocks such as the M-code and Black box allow for direct programming in MATLAB M-code, C code, and Verilog to simplify assimilation with existing projects or custom made block behaviour. System alternator projects can also easily be placed directly onto the FPGA as an executable bit current file as well as generating Verilog code for additional boost or assimilation with existing projects within the Xilinx ISE situation [4].

# International Journal of Innovative Research in Computer and Communication Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: [www.ijircce.com](http://www.ijircce.com)

Vol. 5, Issue 11, November 2017

Our top level design was built by using XSG (Fig. 3). Inside the Edge drain block is the Sobel Edge disclosure designed with the steps are described in the section IV by Simulink block sets. We show the analogy hardware resources and power expenditure in three types of podium of FPGA (Table I). The power framework are apparently rather different. The quiescent power of development on Virtex 5 is 1441mW in total. On the other hand, these are only 181mW (Spartan3A) and 79mW (Zynq AP SoC) compare with the total power. We can see that the number of power which implements on Virtex 5 is greater ten times than Zynq-7000 AP SoC. Thus, the technology and architecture of the podium prove these confirmations [8].




Figure 1: Sobel Edge Detection design flow based on Xilinx system generator

## 2. Sobel Edge Detection Algorithm

Sobel edge detection algorithms are the most commonly used techniques in image processing for edge detection [6]. In this paper 2 types of Sobelengineer were used (horizontal, vertical). The operator calculates the acclivity of the image concentration at each point, giving the guidance of the largest ability increase from light to dark and the rate of change in that guidance. The Sobel kernels are given by

$$G_x = \begin{bmatrix} -1 & 0 & 1 \\ -2 & 0 & 2 \\ -1 & 0 & 1 \end{bmatrix}, G_y = \begin{bmatrix} -1 & -2 & 1 \\ 0 & 0 & 0 \\ 1 & -2 & 1 \end{bmatrix} \quad (1)$$

Here the kernel  $G_x$  is sensitive to changes in the  $x$  guidance, i.e., edges that run vertically, or have a vertical fundamental. Similarly, the kernel  $G_y$  is sensitive to changes in  $y$  guidance, i.e., edges that run horizontally, or have a horizontal fundamental. The two gradients [12] figure out at each pixel ( $G_x$  and  $G_y$ ) by convolving with above two kernels can be noted as the  $x$  and  $y$  factor of gradient vector. This vector is adapted along the guidance of change, normal to the guidance in which the edge runs. Gradient consequences and guidance are given by:

$$G = \sqrt{G_x^2 + G_y^2} \quad (2)$$

An approximate consequence is computed using:

$$|G| = |G_x| + |G_y| \quad (3)$$

The angle of orientation of the edge (relative to the pixel grid) giving rise to the spatial gradient is given by:

# International Journal of Innovative Research in Computer and Communication Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: [www.ijircce.com](http://www.ijircce.com)

Vol. 5, Issue 11, November 2017

$$\theta = \text{atan}\left(\frac{G_y}{G_x}\right) \quad (4)$$

### 3. HardwareSoftware Co-Design Framework

Input to SimSH system is Simulink specification model. Figure below shows detail architecture of SimSH model. Simulink model acts as input and guides the user in allocating and mapping blocks based on profiling. SimSH employs Algo2Spec to generate a SLDL specification model (in SpecC), and then profiles the specification using scprof. The profiler reports computation and traffic demands in terms of number of operations, individually for each operation and data type. The profiling exposes computational and communication hot spots of the application. Synthesis occurs in 3 phases: Front-end Synthesis, Communication Refinement, and Back-end Synthesis, yielding the SW/HW implementation.

In the Front-end Synthesis, the mapped specification model is split into hardware models and software models and then synthesized into software implementation in C/C++ and hardware implementation in Hardware Description Language (HDL). In this step, the functionality of all blocks in the model is synthesized for different PEs while the conservation across the PEs is missing. To address that, Proxy is added in the model that encapsulates the cross-PE conservation which will be further refined.

In the conservationRefinement, the Proxy is refined and realized following the OSI standard. In this work, the Proxy is comprised of 4 layers:

- the application layer for the consistent interface,
- the transport layer for simultaneity ,
- the network layer for addressing and marshaling
- the physical layer for interfacing with the physical bus.




Figure 2: SimSH Flow

# International Journal of Innovative Research in Computer and Communication Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: [www.ijircce.com](http://www.ijircce.com)

Vol. 5, Issue 11, November 2017

Then the refined conservation is unified into the software and hardware implementation. In the Back-end Synthesis, SimSH integrates the cross-compilation situation for software compilation and Xilinx ISE for high level synthesis. It finally generates software binary for procedures and bit stream for FPGAs. The work in this paper makes assumptions and restrictions: (a) the user selects allocation and mapping manually. (b) it is bounded by Simulink Embedded Coder and HDL Coder restrictions and only supports discrete event models using fixed step solver.



Figure3:InputImage




Figure 4: Output edge detection Image

The Fig 3 shows the input image which is given to the system, then it is converted into a grey image. This image is given to the Sobel edge detection model. The Sobel Edge detection model is implemented with the help of XSG blocks in the Simulink environment. The edge-detected image finally goes through an image post-processing block where it is again converted into a 2D image. The edge-detected image obtained by this approach is given below in figure 4. The implementation is on the Xilinx Spartan-6 XC6SLX45.



# International Journal of Innovative Research in Computer and Communication Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: [www.ijircce.com](http://www.ijircce.com)

Vol. 5, Issue 11, November 2017

## IV. CONCLUSION

Xilinx system generator has a unique hardware in the loop co-simulation feature that allows designers to greatly accelerate simulation while simultaneously verifying the design in hardware. The purpose of this paper was to demonstrate the use of System Generator to design a system Edge Detection for image processing. Edge detection using software is not tough job but when we are going to implement it on hardware we have to face challenges like total VHDL code or Verilog code actually becomes very bulky it's near about 5000 lines. To shrink it we use Xilinx system generator. Simulation speed increase by this hardware software co-simulation technique. I can easily go for ASIC prototype by this approach. This design is implemented in the Xilinx FPGA Development kit.

I have demonstrated the benefits using Sobel Edge Detection [9], and targeted a heterogeneous architecture with a Blackfin processor and Spartan6E FPGA. Our proposed SimSH achieves up to a 2.68x speedup and energy efficiency with communication optimization against a pure software solution. In future work, I will investigate into automatic mapping decisions for a given platform.

## REFERENCES

- [1]. Swapnil G, Prashant L. Paikrao, "FPGA based Image Feature Extraction Using Xilinx System Generator", / (IJCSIT) International Journal of Computer Science and Information Technologies, Vol. 5 (3) , 2014, 3743-3747.
- [2]. Sk.AreefaBegam, T.Narendra Kumar, "FPGA Based Design And Implementation Of Image Edge Detection Using Xilinx System Generator", International Journal & Magazine of Engineering, Technology, Management and Research, ISSN No: 2348-4845.
- [3]. DushyantMankar, Prof. S.S.Mungona, "A Review on Implementation of Image Processing Algorithms using Hardware Software Co-simulation", International Journal on Recent and Innovation Trends in Computing and Communication ISSN: 2321-8169 Volume: 3 Issue: 1.
- [4]. Mr.M.Moshe, Mr.Ajmera. Krishnamurthy, "Hardware- Software Co Simulation of Edge Detection for Digital Processing System" International Journal of Technology and Engineering Science [IJTES] TM Vol 4 (1), pp 7017 – 7020, 2016 ISSN: 2320 – 8007 7017.
- [5]. K.NARESH , M.MAHENDER, "FPGA Based Implementation of Image Edge Detection using Canny Edge Detection Algorithm" IJSETR, ISSN 2319-8885 Vol.03,Issue.29 October-2014.
- [6]. Obili Ramesh, P. V. Krishna Mohan Gupta, B. Sreenivasu, "A Real Time Hardware and Software Co-Simulation of Edge Detection for Image Processing System.", ijert.org Vol.2 - Issue 8 (August - 2013).
- [7]. CH. SPANDANA , V. HARIBABU, "Real Time Hardware Co-Simulation of SOBEL Edge Detection using FPGA", IJSETR, ISSN 2319-8885 Vol.02,Issue.17, November-2013.
- [8]. Swati R. Dixit , Dr.A.Y.Deshmukh, "Sobel Edge Detection Implementation using Spartan 3 FPGA and Xilinx System Generator", International Journal of Engineering Research and General Science Volume 3, Issue 4, July-August, 2015 ISSN 2091-2730.
- [9]. Nazia Abdul Majeed, SatheeshRao , "FPGA Based Design Implementation for Detection of Exudates Using XSG", IJIRCCE, Vol. 3, Issue 4, April 2015.
- [10]. VaishnavTejAkhil, 2Prof.Amit Kumar, Prof.EktaChotai, "Hardware Implementation of Edge Detection Algorithms".Hardware Implementation of Edge Detection Algorithms | ISSN: 2321-9939.