# International Journal of Innovative Research in Computer and Communication Engineering 

(An ISO 3297: 2007 Certified Organization)
Website: www.ijircce.com
Vol. 4, Issue 12, December 2016

# High Speed Area Efficient Diminished-1 Modulo $2^{n}+1$ Multiplier 

Ahana Mishra, Swapnil Jain, Jyoti Dangi<br>M. Tech. Scholar, Dept. of Electronics \& Communication, NIIST, Bhopal, Madhya Pradesh, India<br>Assistant Professor, Dept. of Electronics \& Communication, NIIST, Bhopal, Madhya Pradesh, India<br>Assistant Professor, Dept. of Electronics \& Communication, NIIST, Bhopal, Madhya Pradesh, India


#### Abstract

Modular adder is one of the key components for the application of residue number system (RNS). Moduli set with the form of $2^{\mathrm{n}}+1$ can offer excellent balance among the RNS channels for multi-channels RNS processing. As one of the processor's ALU performance issues, the carry propagation during the addition operation limits the speed of arithmetic operation. In this paper review on $2^{n}+1$ addition in the residue number system. The architecture design of CCS modular adder is simple and regular for various bit-width inputs. The review modulo adder in the aforementioned paper consists of a dual-sum carry look-ahead (DS-CLA) adder, a circular carry generator, and a multiplexer, which can reduce both number of slice and maximum combination path delay (MCPD).


KEYWORDS: Modulo Adder, Residue Number System (RNS), and VLSI design

## I. INTRODUCTION

A Residue number system is a non-weight numeric system [1] which has gained importance during the last decade, because some of the mathematical operations can be divided into categories of sub-operations based on RNS [2]. Addition, subtraction and multiplication are performed in parallel on the residues in distinct design units (often called channels), avoiding carry propagation among residues [3]. Therefore, arithmetic operations such as, addition, subtraction and multiplication can be carried out more efficiently in RNS than in conventional two's complement systems. That makes RNS a good candidate for implementing variety of applications [4] such as: digital Signal Processing (DSP) for filtering, convolutions, FFT computation, fault-tolerant computer systems, communication and cryptography.
Choosing a proper moduli set greatly affects the performance of the whole system. The prevalent issue is that as the number of moduli increases the speed of the residue arithmetic units increases, whereas the residue-to-binary converters become slower and more complex. Thus, I carried out a detailed study on different moduli sets with different moduli numbers and different dynamic ranges and compared timing performance of systems based on them in order to determine the moduli number effect on the overall RNS timing performance and find out the most efficient set for each dynamic range. The study has been published in an international conference in Dubai, UAE [13] and an extended version of it has been published in the international journal of Emerging Trends in Computing and Information Sciences [14]. Based on the analysis and outcomes of this research, the unexpected issue I have ascertained is that, the number of moduli does not affect that much the overall delay of the system considering all its components. Five-moduli sets do not show any superiority over other sets taking into account the three components of RNS (modular adders, modular multipliers and residue to binary converters). Moreover the three-moduli set $\{2 \mathrm{n}+1-1,2 \mathrm{n}$, $2 n-1\}$ [4] showed the best timing performance concerning all the three components. Hence, there is no point for choosing a five-moduli set if the overall timing performance will be worse than that based on three or four-modulus sets.

# International Journal of Innovative Research in Computer and Communication Engineering 

(An ISO 3297: 2007 Certified Organization)

Website: www.ijircce.com

## Vol. 4, I ssue 12, December 2016

## II. DIMINISHED -1 NUMBER REPRESENTATION

The modulo $2^{n}+1$ arithmetic operations require ( $\mathrm{n}+1$ ) bit operands. To avoid ( $\mathrm{n}+1$ )-bit circuits, the diminished-1 number system [15] has been adopted. Let $d[A]$ be the diminished-1 representation of the normal binary number $A \in\left[0,2^{n}\right.$, namely

$$
\begin{equation*}
d[A]=|A-1|_{2^{n}+1} \tag{i}
\end{equation*}
$$

In (i), when, $A \neq \mathrm{O}_{3} d[A] \in\left[\mathrm{O}_{3} 2^{n}-1\right.$ is an n -bit number, therefore ( $\mathrm{n}+1$ ) -bit circuits can be avoided in this case. However,

$$
\begin{equation*}
A=0, d[A]=d[0]=|-1|_{2^{n}+1}=2^{n} \tag{ii}
\end{equation*}
$$

is an ( $\mathrm{n}+1$ ) -bit number. This leads to special treatment for d [0]. The diminished-1 arithmetic operations [15] are defined as

$$
\begin{align*}
& d[-A]=\overline{d[A]} \text {, if } d[A] \in\left[0,2^{n}-1\right] \quad \text { (iii) }  \tag{iii}\\
& d[A+B]=|d[A]+d[B]+1|_{2^{n}+1}  \tag{iv}\\
& d[A-B]=|d[A]+\overline{d[B]}+1|_{2^{n}+1} \quad \text { (v) }  \tag{v}\\
& d[A B]=|d[A] \times d[B]+d[A]+d[B]|_{2^{n}+1} \\
& =|d[A] \times B+B-1|_{2^{n}+1} \quad \text { (vi) }  \tag{vi}\\
& d\left[z^{k}, A\right]=i C L S(d[A], k)  \tag{vii}\\
& d\left[-2^{k}, A\right]=\operatorname{iCLS}(\bar{d}[A], k) \tag{viii}
\end{align*}
$$

Where $\bar{d}[A]$ represents the one's complement of $d[A]$. In (vii) and (viii) iCLS (d[a], k) is the k -bit left-circular shift of in which the bits circulated into the LSB are complemented.

## III. Modulo Adder

Due to the fact that binary to residue converters are rather simple, little work has been dedicated to enhance their performance. Since my research dealt with special moduli sets rather than general moduli sets, the utilized components to obtain residues with respect to the moduli set $\{2 \mathrm{n}-1,2 \mathrm{n}, 2 \mathrm{n}+1\}$ are presented in this section. Since the majority of moduli sets have moduli of the following forms $(2 k-1),(2 k)$ or $(2 k+1)$, thus, the illustrated forward converters can be used to obtain the RNS representation with respect to any of those sets. The most straightforward residue to obtain is the one with respect to modulo 2 n . This residue represents the least n bits of the binary number. Thus, no adders or any logical components are needed. However, computing a residue with respect to modulo ( $2 \mathrm{n}-1$ ), demands two consecutive modulo ( $2 \mathrm{n}-1$ ) adders. Instead of using this structure, a carry save adder with end around carry (CSA-EAC) followed by carry ripple adder with end around carry (CRA-EAC) can perfectly fulfill the task. This structure is shown in Figure 1.

# International Journal of Innovative Research in Computer and Communication Engineering 

(An ISO 3297: 2007 Certified Organization)
Website: www.ijircce.com
Vol. 4, Issue 12, December 2016


Figure 1: Proposed binary to residue converter - (a) modulo ( $2 \mathrm{n}-1$ ) channel

(b) Modulo $(2 \mathrm{n}+1)$ channel

The most difficult residue to obtain is the one with respect to $(2 n+1)$ modulo. Typically, this one requires modulo $(2 n+1)$ sub tractor followed by modulo $(2 n+1)$ adder. This structure is rather complicated, since both components are complex and time consuming. However, by a proper extraction of the equations needed for the forward conversion process, the proposed structure of the component that computes the residue with respect to modulo $(2 n+1)$ is considerably simplified. It is realized using two parallel binary adders followed by modulo $(2 \mathrm{n}+1)$ adder as illustrated in Figure 1 (b). Since one of the inputs of the first binary adder is constant, its structure can be simplified, the $(n+1)$ full adders can be replaced by $(n-2)$ half adders. However, this simplification does not reduce the delay (due to the second adder that adds $\mathrm{B} 1+\mathrm{B} 3$ ), but the overall hardware complexity decreases.
Majority of the published structures of modulo ( $2 \mathrm{n}-1$ ) adder perform addition first, and then apply the necessary correction, in order to get the correct result that corresponds to this modulo. The standard structure of this adder depends on two binary adders and a multiplexer. However, the proposed modular adder employs the prefix adders' concept in order to pre calculate the carry-out needed for the correction process. This design has been published in an international conference in Brno [1] and an extended version has been published in Electro Scope journal.

## IV. Modulo ( $2 \mathrm{~N}+1$ ) AdDER - BASED ON PREFIX CARRY COMPUTATION

Contrary to the previously proposed modulo $(2 n+1)$ adder, this one consists of $(n+1)$-bit circuits. However, it utilizes the concept of prefix carry computation used in parallel prefix adders in order to speed-up the computation process. This modular adder has been published in an international conference in Brno [2] and an extended version has been published in Electro Scope journal.


Figure 2: Proposed modulo $(2 n+1)$ adder - based on the prefix computation

ISSN(Online): 2320-9801
ISSN (Print): 2320-9798

# International Journal of Innovative Research in Computer and Communication Engineering 

(An ISO 3297: 2007 Certified Organization)
Website: www.ijircce.com
Vol. 4, I ssue 12, December 2016
The structure of the proposed adder is illustrated in Figure 2. The main concept of this adder is based on the prefix computation of the MSB of $(\mathrm{X}+\mathrm{Y}-1)$, and then applying the necessary correction. This correction is represented in applying the correct carry-in into the CRA. To prove the efficiency of this adder, it was compared with another already published one, which was published in [9] and denoted as (k). This Modular adder (k) was chosen due to its superiority over other modular adders stated in [9]. Both adders were implemented on Spartan-3 xc3s200 FPGA.


Figure 3: Architecture of the new modulo $2^{n}+1$ multiplier

ISSN(Online): 2320-9801
ISSN (Print): 2320-9798

# International Journal of Innovative Research in Computer and Communication Engineering 

(An ISO 3297: 2007 Certified Organization)<br>Website: www.ijircce.com

## Vol. 4, Issue 12, December 2016

The proposed architecture in fig. 1 take two input of n bit as $\mathrm{d}[\mathrm{A}]$ and B and gives result as $P=|A \times B|_{2^{n}+1}$. Where $d[A]$ is the diminished- 1 representation of $A$.

## V. RESULT AND SIMULATION

All the designing and experiment regarding algorithm that we have mentioned in this paper is being developed on Xilinx 14.1 i updated version. Xilinx 9.2 i has couple of the striking features such as low memory requirement, fast debugging, and low cost. The latest release of $\mathrm{ISE}^{\mathrm{TM}}$ (Integrated Software Environment) design tool provides the low memory requirement approximate 27 percentage low. ISE 14.11 that provides advanced tools like smart compile technology with better usage of their computing hardware provides faster timing closure and higher quality of results for a better time to designing solution. ISE 14.1i Xilinx tools permits greater flexibility for designs which leverage embedded processors. The ISE 14.1i Design suite is accompanied by the release of chip scope Pro ${ }^{\text {TM }}$ 14.1i debug and verification software. By the aid of that software we debug the program easily. Also included is the newest release of the chip scope Pro Serial IO Tool kit, providing simplified debugging of high-speed serial IO designs for Virtex-4 FX and Virtex-5 LXT and SXT FPGAs. With the help of this tool we can develop in the area of communication as well as in the area of signal processing and VLSI low power designing. To simplify multi rate DSP and DHT designs with a large number of clocks typically found in wireless and video applications, ISE 14.1 i software features breakthrough advancements in place and route and clock algorithm offering up to a 15 percent performance advantage. Xilinx 14.1i Provides the low memory requirement while providing expanded support for Microsoft windows Vista, Microsoft Windows XP x64, and Red Hat Enterprise WS 5.0 32-bit operating systems.

```
Device utilization summary:
Selected Device : v50ecs144-6
```

Number of Slices: $\quad 18$ out of $768 \quad 2 \%$
Number of 4 input LUTs: $\quad 32$ out of $1536 \quad 2$ ?
$\begin{array}{llll}\text { Number of bonded IOBs: } & 24 \text { out of } 98 & 24 \%\end{array}$

Figure 4: Device summary of 8-bit residue number

```
Device utilization summary:
Selected Device : v50ecs144-6
Number of Slices:
Number of 4 input LUTs: }\quad19\mathrm{ out of 
Number of bonded IOBs:
```

Figure 5: Device summary of 12-bit residue number

```
Selected Device : v50ecs144-6
Number of Slices: 28 out of 768 3%
Number of 4 input LUTs: 50 out of 1536 3%
Number of bonded IOBs: }48\mathrm{ Number out of rras
```

Figure 6: Device summary of 16-bit residue number
$\qquad$

```
Selected Device : v50ecs144-6
```

    \(\begin{array}{llllll}\text { Number of Slices: } & 184 & \text { out of } & 768 & 23 \% \\ \text { Number of } 4 \text { input LUTs: } & 333 & \text { out of } & 1536 & 21 \%\end{array}\)
    Number of bonded IOBs:

| 184 | out of | 768 | $23 \%$ |
| ---: | :--- | ---: | ---: |
| 333 | out of | 1536 | $21 \%$ |
| 38 | out of | 98 | $38 \%$ |

Maximum combinational path delay: 37.822 ns
Figure 7: Device summary of 8-bit modulo multiplier

# International Journal of Innovative Research in Computer and Communication Engineering 

(An ISO 3297: 2007 Certified Organization)

Website: www.ijircce.com

## Vol. 4, I ssue 12, December 2016

```
Device utilization summary:
-_-_----------
Selected Device : v50ecs144-6
\begin{tabular}{lrlrr} 
Number of Slices: & 320 & out of & 768 & \(41 \%\) \\
Number of 4 input LUTs: & 575 & out of & 1536 & \(37 \%\) \\
Number of bonded IOBs: & 50 & out of & 98 & \(51 \%\)
\end{tabular}
```

Maximum combinational path delay: 43.916ns
Figure 8: Device summary of 16-bit modulo multiplier

## V. Conclusion

The main aim of this paper was designing RNS based building blocks for applications in the field of DSP applications (binary-to-residue converter, residue-to-binary converter and residue adder.
The main RNS components have been introduced including a binary to residue converter, modular adders, modular sub tractors, modular multipliers, a residue comparator, components for overflow and sign detection and correction and a residue to binary converter. The antithesis to the prevalent issue regarding the number of moduli within a set has been also presented. The three-moduli set $\{2 \mathrm{n}+1-1,2 \mathrm{n}, 2 \mathrm{n}-1\}$ have shown the best timing performances among all other sets.

## REFERENCES

[1] P. V. Ananda Mohan, Residue Number Systems: Algorithms and Architectures, Kluwer, Academic Publishers, 2002.
[2] MOHAN, P.V.A., Residue Number System: Algorithms and Architectures. Massachusetts: Springer, 2002. 272 pages. ISBN-13: 9781402070310.
[3] PIESTRAK, S.J. A High-Speed Realization of a Residue to Binary Number System Converter. In IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing, 1995, vol. 42, p. 661 - 663. ISSN 1057-7130.
[4] MOHAN, P.V.A. RNS-to-Binary Converter for a New Three-Moduli Set $\{2 n+1-1,2 n, 2 n-1\}$. In IEEE Trans. on Circuits and Systems-II: Express Briefs, 2007, vol. 54, p. 775 - 779. ISSN 1549-7747.
[5] MOLAHOSSEINI, A.S., NAVI, K., RAFSANJANI, M.K. A New Residue to Binary Converter Based on Mixed-Radix Conversion. In 3rd International Conference on Information and Communication Technologies: From Theory to Applications, 2008, p. 1-6. ISBN 978-1-4244-1751-3.
[6] BI, S., GROSS, W.J. Efficient Residue Comparison Algorithm for General Moduli Sets. In 48th Midwest Symposium on Circuits and Systems, 2005, vol. 2, p. 1601-1604. ISBN 0-7803-9197-7.
[7] WANG, W., SWAMY, M.N.S., AHMAD, M.O., WANG, Y. A Study of the Residue-to-Binary Converters for the Three-Modulus Sets. In IEEE Trans. on Circuits and Systems-I: Fundamental Theory and Applications, 2003, vol. 50, p. 235 - 243. ISSN 1057-7122.
[8] MOLAHOSSEINI, A.S., TEYMOURI, F., NAVI, K. A New Four-Modulus RNS to Binary Converter. In Proc. of IEEE International Symposium on Circuits and Systems, 2010, p. 4161 - 4164. ISBN 978-1- 4244-5308-5.
[9] A. Curiger, H. Bonnenberg, and H. Kaeslin, "Regular VLSI architectures for multiplication modulo ( $2^{n}+1$ ) " IEEE J. Solid-State Circuits,vol. 26, no. 7, pp. 990-994, Jul. 1991.
[10] L. Leibowitz,"A simplified binary arithmetic for the fermat number transform," IEEE Trans. Acoust., Speech, Signal Process., vol. ASSP-24, pp. 356-359, May 1976.
[11] J.W.Chen, R.H.Yao and W.J.Wu,Efficient "modulo $\left(2^{n}+1\right)$ multipliers," IEEE Trans. VLSI systems., vol. 19, no 12, pp. 2149-2157, Dec. 2011.

