



Design of Power & Area optimized 6T Latch for Shift Registers Using Pulsed Latches

Akshata Shete, Prof. Aarti Gaikwad

M.E. Student , Dept. of E&TC, D. Y. Patil College of Engineering, Akurdi, Pune, India.

Assistant Professor, Dept. of E&TC, D. Y. Patil College of Engineering, Akurdi, Pune, India

ABSTRACT: This paper proposes low power 6T latch for shift registers using pulsed latches. The area and power consumption are reduced by replacing flip-flops with pulsed latches. This method solves the timing problem between pulsed latches through the use of multiple non-overlap delayed pulsed clock signals instead of the conventional single pulsed clock signal. The latest portable advanced devices require low power and area efficient designs. The shift register uses a small number of the pulsed clock signals by grouping the latches to several sub shifter registers and using additional temporary storage latches. A n-bit shift register using pulsed latches is designed. The simulation results show that the proposed shift register design with less transistor count is better choice for low power and area efficient applications.

KEYWORDS: Area-efficient, Flip-flop, Pulsed clock, Pulsed latch, Shift register.

I. INTRODUCTION

Latches and Flip flops are the basic storage elements used extensively in all kinds of digital designs. As the feature size of CMOS technology process scaled down according to Moore's Law, designers are able to integrate many numbers of transistors onto the same die. The more transistors there will be more switching and more power dissipated in the form of heat or radiation. Heat is one of the phenomenon packaging challenges in this epoch, it is one of the main challenges of low power design methodologies and practices. Another driver of low power research is the reliability of the integrated circuit. A shift register is the basic building block in a VLSI circuit. Shift registers are commonly used in many applications, such as digital filters [1], communication receivers [2], and image processing ICs [3]–[5]. Recently, as the size of the image data continues to increase due to the high demand for high quality image data, the word length of the shifter register increases to process large image data in image processing ICs. An image-extraction and vector generation VLSI chip uses a 4K-bit shift register [3]. A 10-bit 208 channel output LCD column driver IC uses a 2K-bit shift register [4]. This paper proposes a low-power and area-efficient shift register using pulsed latches. The shift register solves the timing problem using multiple nonoverlap delayed pulsed clock signals instead of the conventional single pulsed clock signal. The shift register uses a small number of the pulsed clock signals by grouping the latches to several sub shifter registers and using additional temporary storage latches.

II. RELATED WORK

Flip-flops and latches (collectively referred to as timing elements) are heavily studied circuits, as they have a large impact on both cycle time and energy consumption in modern synchronous systems. Previous work has focused on the energy-delay product of timing elements (TEs), but real designs include many TEs that are not on the critical path and this timing slack can be exploited by using slower, lower energy TEs. Instead of simultaneously optimizing for delay and energy, critical TEs should be optimized to reduce delay and noncritical TEs should be optimized to reduce energy. For example, it used different structures for critical and noncritical flip-flops in the context of a logic synthesis design flow. The transmission gate pulsed latch (TGPL) [7], hybrid latch flip-flop (HLFF) [8], conditional push-pull pulsed latch (CP3L) [9], Power-PC-style flip-flop (PPCFF) [10], Strong ARM flip-flop (SAFF) [11], data mapping flip-flop (DMFF) [12], conditional precharge sense amplifier flip-flop (CPSAFF) [13], conditional capture flipflop (CCFF) [14],

International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijircce.com

Vol. 5, Issue 4, April 2017

adaptive-coupling flip-flop (ACFF) [15] are compared with the SSASPL [6] which has minimum number of transistors.

Previous work often measured energy consumption using a limited set of data patterns with the clock switching every cycle. But real designs have a wide variation in clock and data activity across different TE instances. For example, low-power microprocessors make extensive use of clock gating resulting in many TEs whose energy consumption is dominated by input data transitions rather than clock transitions. Other TEs, in contrast, have negligible data input activity but are clocked every cycle.

III. PROPOSED DESIGN

A. Proposed Shift Register

A master-slave flip-flop using two latches in Fig. 1(a) can be replaced by a pulsed latch consisting of a latch and a pulsed clock signal in Fig. 1(b)[6]. All pulsed latches share the pulse generation circuit for the pulsed clock signal. As a result, the area and power consumption of the pulsed latch become almost half of those of the master-slave flip-flop. The pulsed latch is an attractive solution for small area and low power consumption.




Fig.1 (a) Master-slave flip-flop.

(b) Pulsed latch.

B. Problem with pulsed latch and solution

The pulsed latch cannot be used in shift registers due to the timing problem, as shown in Fig. 2. The shift register in Fig. 2(a) consists of several latches and a pulsed clock signal (CLK_pulse). The operation waveforms in Fig. 2(b) show the timing problem in the shifter register. The output signal of the first latch (Q1) changes correctly because the input signal of the first latch (IN) is constant during the clock pulse width (TPULSE). But the second latch has an uncertain output signal (Q2) because its input signal (Q1) changes during the clock pulse width. latches. All latches have no timing problem occurs between the latches and constant input signals during the Therefore, there are two solutions to solve this problem. one solution for the timing problem is to add delay circuits between clock pulse in the result. However, the delay circuits cause large area and power overheads.

International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijircce.com

Vol. 5, Issue 4, April 2017




Fig 2: Shift register with latches and a pulsed clock signal. (a) Schematic. (b) Waveforms.

Another solution is to use multiple non-overlap delayed pulsed clock signals, as shown in Fig. 3(a). The delayed pulsed clock signals are generated when a pulsed clock signal goes through delay circuits. Each latch uses a pulsed clock signal which is delayed from the pulsed clock signal used in its next latch. Therefore, each latch updates the data after its next latch updates the data. As a result, each latch has a constant input during its clock pulse and no timing problem occurs between latches. However, this solution also requires many delay circuits. As a result, each latch has a constant input during its clock pulse and no timing problem occurs between latches. However, this solution also requires many delay circuits'




Fig 3: Shift register with latches and delayed pulsed clock signals. (a) Schematic. (b) Waveforms.

International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijircce.com

Vol. 5, Issue 4, April 2017

C. Description of the Proposed system

An example the proposed shift register shows in fig 4 . The proposed shift register is divided into M sub shifter registers to reduce the number of delayed pulsed clock signals. A 4-bit sub shifter register consists of five latches and it performs shift operations with five nonoverlap delayed pulsed clock signals(CLK_pulse<1:4>and CLK_pulse<T>). In the 4-bit sub shift register #1, four latches store 4- bit data (Q1-Q4) and the last latch stores 1-bit temporary data (T1) which will be stored in the first latch (Q5) of the 4-bit sub shift register #2.




Fig 4: Schematic of Proposed shift register.

The proposed shift register reduces the number of delayed pulsed clock signals significantly, but it increases the number of latches because of the additional temporary storage latches. Each pulsed clock signal is generated in a clock-pulse circuit consisting a delay circuit and an AND gate. When an N-bit shift register is divided into K-bit sub shift registers, the number of clock-pulse circuits is K+1 and the number of latches is N+N/K. A sub shift register consisting of K+1 latches requires K+1 pulsed clock signals. The number of sub shift registers (M) becomes N/K , each sub shift register has a temporary storage latch. Therefore, N/K latches are added for the temporary storage latches. The conventional delayed pulsed clock circuits in Fig. 3 can be used to save the AND gates in the delayed pulsed clock generator .In the conventional delayed pulsed clock circuits, the clock pulse width must be larger than the summation of the rising and falling times in all inverters in the delay circuits to keep the shape of the pulsed clock.

The proposed shift register uses latches instead of flip flops to reduce the area and power consumption. The schematic of SSASPL (static differential sense amp shared pulse latch) in Fig. 5, which is the smallest latch, is selected. The original SSASPL with 9 transistors [6] is modified to the SSASPL with 7 transistors in Fig. 5 by removing an inverter to generate the complementary data input (Db) from the data input (D). In the proposed shift register, the differential data inputs (D and Db) of the latch come from the differential data outputs (Q and Qb) of the previous latch. The SSASPL uses the smallest number of transistors (7 transistors) and it consumes the lowest clock power because it has a single transistor driven by the pulsed clock signal.

International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijircce.com

Vol. 5, Issue 4, April 2017




Fig 5: Schematic of the SSASPL [6].

The basic idea behind the proposed design is to replace transmission gate logic by pass transistor logic in conventional 8T design. The proposed 6 transistor design implements pass transistor logic for the transmission of data through it. The drain of first transistor PMOS_1 are connected to the data input and this data will be available at the drain terminal only when the clock will be low (Fig.6.) Since PMOS transistors are weak zero transistors, so small threshold loss is observed when data is zero. The output of this transistor is connected to the input of the first inverter. This inverter then inverts this data and also compensates the threshold loss, but not completely and thus less than the desired output loss is observed at the output. The next inverter again inverts the data and produces the output 'Q'. This output is feedback to the transistor NMOS_1. But overall performance of the device is almost unaffected because of the presence of the inverters.




Fig 6: Proposed 6 Transistor Latch

IV. SIMULATION RESULTS

All the simulations are performed on Microwind3.5 and DSCH3.5. The main focus of this work is to meet all challenges faced in designing of shift register circuit with pulsed latches and proposed latch. The shift register reduces area and power consumption by replacing flip-flops with pulsed latches and proposed latch. The timing problem between pulsed latches is solved using multiple non-overlap delayed pulsed clock signals instead of a single pulsed clock signal. A small number of the pulsed clock signals is used by grouping the latches to several sub shifter registers and using additional temporary storage latches. The latch consumes power for data transition and clock loading. The proposed 6 transistor design implements pass transistor logic for the transmission of data through it. The timing diagram of 6T pulsed latch is shown in fig 8. Whenever, clock is negative, the output changes with respect to data but remains constant as clock goes positive.

International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijircce.com

Vol. 5, Issue 4, April 2017




Fig 7: Timing diagram of 6T pulsed Latch

In Fig 8, we can observe the simulation waveform of pulse latch using 6T. It acts as a negative level triggered flip flop thus whenever clock is high, data is not passing through the transistor PMOS_1 but output is again feedback through the circuit and output remains same. The proposed shift register by using 6T latch achieves a small area and low power consumption compared to the conventional shift register




Fig 8: Simulation of 6T pulsed Latch



International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijirccce.com

Vol. 5, Issue 4, April 2017

V. CONCLUSION AND FUTURE WORK

The simulation results of the conventional and proposed design found that the proposed 6-transistor latch is better for low pow. Since the transistor count is less, thus the proposed design is also area efficient. This paper proposed a low power and area-efficient shift register using pulsed latches. The shift register reduces area and power consumption by replacing flip-flops with pulsed latches. The timing problem between pulsed latches is solved using multiple non-overlap delayed pulsed clock signals instead of a single pulsed clock signal. A small number of the pulsed clock signals is used by grouping the latches to several sub shifter registers and using additional temporary storage latches. A 128-bit shift register was fabricated using a 65nm μm CMOS process with $V_{DD} = 1.0V$. The proposed shift register saves area and power compared to the conventional shift register with flip-flops.

REFERENCES

1. P. Reyes, P. Reviriego, J. A. Maestro, and O. Ruano, "New protection techniques against SEUs for moving average filters in a radiation environment," IEEE Trans. Nucl. Sci., vol. 54, no. 4, pp. 957–964, Aug. 2007.
2. M. Hatamian et al., "Design considerations for gigabit ethernet 1000 base-T twisted pair transceivers," Proc. IEEE Custom Integr. Circuits Conf., pp. 335–342, 1998.
3. H. Yamasaki and T. Shibata, "A real-time image-feature-extraction and vector-generation vlsi employing arrayed-shift-register architecture," IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 2046–2053, Sep. 2007.
4. H.-S. Kim, J.-H. Yang, S.-H. Park, S.-T. Ryu, and G.-H. Cho, "A 10-bit column-driver IC with parasitic-insensitive iterative charge-sharing based capacitor-string interpolation for mobile active matrix LCDs," IEEE J. Solid-State Circuits, vol. 49, no. 3, pp. 766–782, Mar. 2014.
5. S.-H. W. Chiang and S. Kleinfelder, "Scaling and design of a 16-megapixel CMOS image sensor for electron microscopy," IEEE Nucl. Sci. Symp. Conf. Record (NSS/MIC), pp. 1249–1256, 2009.
6. S. Heo, R. Krashinsky, and K. Asanovic, "Activity-sensitive flip-flop and latch selection for reduced energy," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 9, pp. 1060–1064, Sep. 2007.
7. S. Naffziger and G. Hammond, "The implementation of the next generation 64 b titanium microprocessor," in IEEE Int. Solid-State Circuits Conf. (ISSCC), pp. 276–504, Feb 2002.
8. H. Partovi et al., "Flow-through latch and edge triggered flip-flop hybrid elements," IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 138–139, Feb. 1996.
9. E. Consoli, M. Alioto, G. Palumbo, and J. Rabaey, "Conditional push-pull pulsed latch with 726 flops energy delay product in 65 nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC), pp. 482–483, Feb 2012.
10. V. Stojanovic and V. Oklobdzija, "Comparative analysis of master slave latches and flip-flops for high-performance and low-power systems," IEEE J. Solid-State Circuits, vol. 34, no. 4, pp. 536–548, Apr. 1999.
11. J. Montanaro et al., "A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1703–1714, Nov. 1996.
12. S. Nomura et al., "A 9.7 mW AAC-decoding, 620 mW H.264 720p 60fps decoding, 8-core media processor with embedded forward body-biasing and power-gating circuit in 65 nm CMOS technology," in IEEE Int. Solid-State Circuits Conf. (ISSCC), pp. 262–264, Feb 2008.
13. Y. Ueda et al., "6.33 mW MPEG audio decoding on a multimedia processor," in IEEE Int. Solid-State Circuits Conf. (ISSCC), pp. 1636–1637, Feb 2006.
14. B.-S. Kong, S.-S. Kim, and Y.-H. Jun, "Conditional-capture flip-flop for statistical power reduction," IEEE J. Solid-State Circuits, vol. 36, pp. 1263–1271, Aug. 2001.
15. C. K. Teh, T. Fujita, H. Hara, and M. Hamada, "A 77% energy-saving 22-transistor single-phase clocking D-flip-flop with adaptive-coupling configuration in 40 nm CMOS," in IEEE Int. Solid State Circuits Conf. (ISSCC), pp. 338–339, Feb 2011.

BIOGRAPHY

Akshata G. Shete completed her B.E degree from BAMU Aurangabad University in E&TC. Currently she is pursuing her M.E. from D.Y Patil College of Engg, Akurdi at Savitribai Phule Pune University. Her research interests include VLSI design, Image Processing.

Mrs. Arati Gaikwad is an Assistant Professor in Electronics and Telecommunication Department, D. Y. Patil College of Engineering, Savitribai Phule Pune University. Her research interests are Image processing, VISI.