



A Review on FPGA Based Implementation & Power Analysis of Parameterized Walsh Sequences

Vishal Kumar Shukla¹, Prof. Suresh Gawande², Prof. Sher Singh³

PG Student (VLSI Design), Dept. of ECE, Bhabha Engineering Research Institute, Bhopal, MP, India¹

Asst. Professor, Dept. of ECE, Bhabha Engineering Research Institute, RGPV, Bhopal, India^{2,3}

ABSTRACT: This paper presents FPGA based implementation of the concept which replaces a general sin and cos function by set of orthogonal purpose i.e. Walsh function. The paper additionally compares Parameterized 'Serial In Serial Out' architectures supported traditional counter approach. The examination considers FPGA parameters like region, momentum and Power and shows that using Gray-increment based design instead of Binary saves 6mW of power per symbol (64 Walsh chips per symbol) with half-hour reduction in area. The planning is implemented in VHDL code, simulated in MATLAB System Generator surroundings and valid with MATLAB Simulink Model. In this paper presents a design space investigation framework for an FPGA-based flexible processor that's designed on the estimation of power and performance metrics using algorithmic program and design parameters. The projected framework is based on regression trees, a popular device data methodology which will capture the relationship of low-level soft-processor parameters and high-level algorithm parameters of a selected application domain, like image compression. In this, power and execution time of an algorithm may be predicted before implementation and on invisible configurations of soft processors. For system designers this might result in quick design space exploration at an early stage in design.

KEYWORDS: CDMA, SDR, Rademacher function, WCDMA, Walsh sequences, System Generator Walsh function.

I. INTRODUCTION

Parameters and high-level parameters that capture the most computational and access characteristics of the algorithmic rule, investigation are often performed early on optimisation and design space. This allows for a much earlier estimate than previous work on the expense of a constrained application space. To this finish, design space exploration of the soft processor architecture will be performed. A tool that allows designers to have this profile of power and execution time depends on having an accurate underlying model that gives the predictions supported the parameters mentioned previously. Nodes in MANET have limited battery power and these batteries cannot be replaced or recharged in complex scenarios. To prolong or maximize the network lifetime these batteries should be used efficiently. The energy consumption of each node varies according to its communication state: transmitting, receiving, listening or sleeping modes. Researchers and industries both are working on the mechanism to prolong the lifetime of the node's battery. But routing algorithms play an important role in energy efficiency because routing algorithm will decide which node has to be selected for communication.

Parameters and high-level parameters that capture the most computational and access characteristics of the algorithmic rule, investigation are often performed early on optimisation and design space. This allows for a much earlier estimate than previous work on the expense of a constrained application space. To this finish, design space exploration of the soft processor architecture will be performed. A tool that allows designers to have this profile of power and execution time depends on having an accurate underlying model that gives the predictions supported the parameters mentioned previously.

The contributions of this work are:

- Presents a model that uses power and performance (execution time) predictions for domain-specific algorithmic rules using high-level algorithm parameters and design parameters.
- Presents a design space investigation framework which, by significant the power utilization and execution



International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 7, July 2016

time of an algorithmic rule, the system will be made more efficient earlier within the design process without implementation of the processor or algorithmic rule.

- Shows how framework provides confidence measures of those predictions using characteristics of the training data further as uniqueness of the input test vectors. Designed for this employment, the scope is restricted to only the prediction of power and performance for image compression ways running on FPGA-based soft processors. The utilization of high-level algorithmic rule consideration limits the domain to algorithms rule and applications which share similar execution characteristics. Thus the ability of this system to be generalizable to other application domains is limited. This work improves on previous work [2] by improving the parameter extraction and increasing the amount of algorithms used which lead to a rise in model precision. Also, the idea of prediction confidence and intend space exploration were added.

II. LITERATURE SURVEY

In [1] "FPGA Based Implementation & Power Analysis of Parameterized Walsh Sequences" Primarily FPGA based implementation which replaces a general sin circular function and cos function by set of orthogonal functions i.e. Walsh function. The paper compares Parameterized 'Serial in Serial Out' architectures supported with classical counter approach. This investigation consider FPGA parameters like speed, area & power and shows that using Gray-increment based architecture instead of using Binary saves 6mW of power per symbol (64 Walsh chips per symbol) with half-hour reduction in area. The design is implemented with VHDL code, simulated in MATLAB System Generator environment and validated using MATLAB Simulink Model. This design targeted Xilinx Virtex-5 "XC5VLX50T-1ff1136" FPGA device for the implementation and comparison. The planning found their uses in many standard applications like software system define Radio (SDR) as well as multiuser communications like CDMA, WCDMA, VLSI testing, pattern recognition as well as image and signal process. The paper provides a finest look over FPGA based implementation of Walsh Sequences i.e. 64-ary orthogonal codes using Xilinx System Generator with MATLAB atmosphere. The simulation of VHDL code is valid with MATLAB Simulink copyright block. Furthermore power, area and speed analysis is represented that are required for FPGA based mostly development. The architecture 1st i.e. noisy boy give glitches at output wave form w.r.t gentleman i.e. second architecture which provides us best results without any trade-off in frequency of operation. In [2] "High-level power and performance estimation of FPGA-based soft processors and its application to design space exploration" The paper presents a design space exploration framework for an FPGA-based soft processor that's designed on the estimation of power and performance metrics using algorithmic rule and architecture parameters. The projected framework is based on regression trees, a preferred machine learning technique, which can capture the connection of low-level soft-processor parameters and high-level algorithmic rule parameters of a particular application domain, like image compression. In doing so power and execution time of an algorithmic program will be predicted before implementation and on configurations of soft processors which are unseen. For system designers this can result in fast design space exploration at an early stage in design. In [3] "An Efficient Fpga Implementation of MRI Image Filtering and Tumour Characterization Using Xilinx System Generator". An efficient design for various image filtering algorithms and tumor characterization using Xilinx System Generator (XSG) is presented in this paper. This design offers an alternate through a graphical interface that combines Simulink, MATLAB and XSG and explores necessary aspects concerned to hardware implementation. The architecture is implemented in SPARTAN-3E Starter kit (XC3S500E-FG320) exceeds performance of those of comparable or greater resources architectures. The projected architecture reduces the resources available on target device by five hundredth. The Xilinx System Generator tool may be a new application in image processing, and offers a model based mostly design for process. The filters are designed using blocks and it even supports Matlab codes through user customizable blocks. It also offers an easy designing with graphical user interface surroundings. This tool support software system simulation, but most significantly necessary files are generated for implementation in all Xilinx FPGAs, with the parallelism, robust, speed and automatic area minimisation. In [4] "Improvement of Fault Injection Techniques Based on VHDL Code Modification" Fault injection techniques supported the utilization of VHDL as design language offer necessary advantages with reference to other fault injection techniques. First, as they will be applied during the planning phase of the system, they allow reducing the time-to-market. Second, this kind of techniques presents high reach ability and controllability. Among the techniques, those based on the utilization of saboteurs and mutants are especially attractive because of their high capability of fault modelling. However, it's tough to implement these techniques in a fault injection tool automatically, in the main the insertion of saboteurs and therefore the generation of mutants. This paper we present new models of saboteurs and mutants which will be simply



International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 7, July 2016

applicable in VFIT, a fault injection tool developed by the GSTF of the Technical University of Valencia. In this an innovative process to implement and use saboteurs and mutants into VHDL models in an automatic method has been projected. The new form of saboteurs fixes some troubles of uncertainty that the previous approach had. These problems prevented their routine insertion furthermore, the new models have been implemented in a way such that they diminish the overhead, by reducing the number of signals required to manage bi-directional saboteurs. Another enhancement respect to prior models is that they permit injecting more fault models. The results of comparison both proposals don't reflect these improvements. Instead, a little temporal overhead has been introduced.

In [5] "Inverter Harmonic Reduction Using Walsh Function Harmonic Elimination Method". A pulse-width-modulated (PWM) inverter is projected using the Walsh function harmonic elimination methodology in this paper. By using the Walsh domain wave form analytic technique, the harmonic amplitudes of the inverter output voltage will be expressed as functions of switch angles. Thus, the switch angles are optimized by solving linear algebraic equations rather than solving nonlinear transcendental equations. The local piecewise linear relations between the switch angles and therefore the basic amplitude will be obtained under an appropriate initial condition. The global solutions are obtained by searching all feasible initial conditions. The relations between switch angles and basic amplitude will be approximated by straight-line curve fitting. Thus, on-line control of basic amplitude and frequency is possible for the implementation which is microcomputer based. The developed algorithmic program is often applied to both bipolar and uni polar switch schemes. The theoretical predictions are confirmed by computer simulations and DSP based hardware implementation. This paper proposes a superior scheme for producing nearly sinusoidal output waveforms by using the modified technique called Walsh function harmonic elimination. There are K switch angles to be computed in one quarter period to eliminate K-1 harmonics since one degree of freedom is used to see the fundamental amplitude. Generalized methods are developed to eliminate up to fifteen harmonics. The results show that the switch angles computed accurately eliminate the selected harmonics for the desired elementary amplitudes. The algorithmic rule solves the linear algebraic equations off line to obtain the switch angles corresponding to the fundamental amplitude.

III. METHOD

Walsh transform (WT) has been widely used in many applications including direct sequence code division multiple access (DS-SS) communications. The orthogonality properties and the ease of use due to its binary valued basis sequences make it attractive in implementations. On the other hand, it was shown that Walsh sequences (linear phase and orthogonal) are significantly inferior to the binary Gold codes (nonlinear phase and near-orthogonal) of similar length and their extensions designed for the case of asynchronous multicarrier connections. In contrast, Walsh sequences are superior to the near-orthogonal Gold family for synchronous communications due to their orthogonality feature. Orthogonal trans-multiplexers provide a unified theoretical framework for multicarrier communications where the carrier sequences might pose different types of time-frequency properties. The Walsh code is a linear code which maps binary strings of length n to binary codeword of length $2n$: extra these rules are equally orthogonal. Walsh codes are mutually orthogonal error correcting codes. They have a lot of motivating arithmetical properties and vital applications in communication systems. In this paper, distant from the normal linear code form, we shall investigate Walsh Codes from view point of a orthogonal vector space over F_2 . Pseudo random sequence take part in an important role in encoding of messages for capable transmission of messages. Advance, many encryption methods make use of pseudo random sequences. They are easily implemented in hardware as well as software; they provide both the implementations in this paper. Then we shall in detail discuss the working of CDMA technology particular to Walsh Codes and PN series. There are two different kinds of Walsh function generators are in use the first generates only one Walsh function at a time out of a large possible number. Whereas the second method generates a complete set of Walsh functions simultaneously. Our implementations generate only one Walsh function at a time and are shown with two different architectures based on Rademacher function. The difference is that first architecture uses classical binary counter and gray index whereas other by gray counter and gray index. Walsh functions can be defined in terms of a difference equation, by their symmetry properties or by products of Rademacher functions. The difference equation method is an iterative process. It is not suitable for generating Walsh functions since errors in timing will accumulate for higher order functions. Peterson has suggested a Walsh function generator based on the symmetry properties. Most other generators use products of Rademacher functions. They generate first the set of Rademacher functions by means of binary counters. The first such generator was described by Harmuth. It uses half-adders to perform the multiplication of the Rademacher functions. Lebert constructed another interesting type that uses the



International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 7, July 2016

trailing edges of selected Rademacher functions to set and reset a flip-flop to generate a single Walsh function. A similar generator that uses gates instead of differentiators was described by Yuen.

SDR: In this Radio some or all of the physical layer functions are software system defined. A radio is a device that wirelessly transmits or receives signals within the radio frequency (RF) as a part of the spectrum to facilitate the transfer of data. Even in today's world, radios co-exist with things like cell phones, computers, door openers, vehicles, and televisions. Radio devices which are traditionally hardware based has limited cross-functionality and can only be modified through physical intervention. The results are higher production costs and minimal flexibility in supporting multiple wave form standards. Whereas software defined radio technology provides relatively efficient and an inexpensive resolution to the present problem, which allows multimode, multi-band and multi-functional wireless devices that may be enhanced exploitation software system upgrades. SDR defines a set of hardware and software system technologies where some or all of the radio's operating functions in operation (also mentioned as physical layer processing) are implemented through modifiable software or firmware. These devices include Programmable System on Chip (SoC), digital signal processors (DSP), field programmable gate arrays (FPGA), programmable System on Chip (SoC), general purpose processors (GPP) and different application specific programmable processors. These technologies allow adding more capabilities and new wireless features to existing radio systems without requiring any new hardware.

IV. CONCLUSION

The paper gives a finest look over FPGA based implementation of Walsh Sequences i.e. 64-ary orthogonal codes using Xilinx System Generator with MATLAB environment. The simulation of VHDL code is validated with MATLAB Simulink copyright block. Furthermore power, area and speed analysis is represented which are required for FPGA based development. The architecture first i.e. noisy boy give glitches at output waveform with respect to gentleman i.e. second Architecture which gives us a best result without any tradeoff in frequency operation.

REFERENCES

1. Gaurav Purohit, Kota Solomon Raju, Divya Vyas, V.K Chaubey "FPGA Based Implementation & Power Analysis of Parameterized Walsh Sequences" Proceeding of the 2014 IEEE Students' Technology Symposium, pp. 292-296, 2014.
2. Adam Powell , Christos Savvas-Bouganis, Peter Y.K. Cheung "High-level power and performance estimation of FPGA-based soft processors and its application to design space exploration" ,Journal of Systems Architecture ,Vol. 59 , Issue 10 , pp. 1144–1156,2013.
3. Mrs. S. Allin Christe,Mr.M.Vignesh, Dr.A.Kandaswamy " An Efficient Fpga Implementation Of MRI Image Filtering And Tumour Characterization Using Xilinx System Generator" ,International Journal of VLSI design & Communication Systems (VLSICS) Vol. 2, No.4, December 2011.
4. J.C. Baraza, J. Gracia, D. Gil and P.J. Gil "Improvement of Fault Injection Techniques Based on VHDL Code Modification", Tenth International High-Level Design Validation and test Workshop, pp.19-26, 2005.
5. Tsorng-Juu Liang , Robert M. O'Connell, Richard G. Hoft "Inverter Harmonic Reduction Using Walsh Function Harmonic Elimination Method" ,IEEE transactions on power electronics, vol. 12, Issue. 6, pp.971-982,November 1997.
6. Lee, J. S., Miller L. E., CDMA System Engineering Handbook, London: Artech House, pp.68–73,1998.
7. Jos S., Nair, J.P. , Sen, D. , Naniyat A. "Method of Generating Multiple Sets of Orthogonal Codes with Wide Choice of Spreading Factors", Wireless Communications Letters,Vol-01,Issue-5, pp. 492- 495,IEEE, Jul. 9 2012
8. Teng Su., Feng Yu., " A Family of Fast Hadamard–Fourier Transform Algorithms", Signal Processing Letters, IEEE, Vol.19, Issue-9, pp. 583 – 586,IEEE, Jul. 10, 2012.
9. H. L. Peterson, "Generation of Walsh functions", in 1970 Proc.Symp. and Workshop on Applications of Walsh Functions, Naval Research Lab., Washington D.C., pp.55-56, Apr. 4, 1970.
10. H. Harmuth, "Grundzuege einer Filtertheorie fur die Maeanderfunktionen An", Archiv der Elektrischen Ubertragung, vol. 18, pp. 544-554, Sept. 1964.
11. F. J. Lebert, "Walsh function generator for a million different functions", in 1970 Proc. Symp. and Workshop on Applications of Walsh Functions, Naval Research Lab., Washington D.C., pp. 52-54. Mar, 31- Apr. 4, 1970.
12. C. K. Yuen, "New Walsh function generator", Electron. Lett., vol. 7, pp. 605, 1971.
13. R. Nawrath, "A new Walsh generator and estimation of the total orthogonality error of these generators",in 1972 Proc. Symp. On Application of Walsh Functions, The Catholic University of America, Washington D.C., pp. 122-127, March 27-29, 1972.
14. Chren, W.A., "Walsh function generator using a field programmable gate array [for ESTAR]", ASIC Conference and Exhibit, 1993. Proceedings., Sixth Annual IEEE International, pp. 341- 344,1993.
15. G. Bi ,B.G. Evans; "Hardware structure for Walsh-Hadamard transforms", Electronics Letters, Vol. 34, Issue 21, pp. 2005 - 2006, 1998.