



International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 10, October 2015

Urdhwa Multiplier using XOR-XNOR based 4:2 and 7:2 Compressors

Khushboo Rajani, Pallabi Sarkar, M.K. Nashkar

M Tech. Student, Dept. of EC, Medicaps Institute of Technology and Management, Indore, India.

Assistant professor, Dept. of EC, Jadavpur University Kolkata, India

Assistant professor, Dept. of EC, Jadavpur University Kolkata, India

ABSTRACT: With the advent of new technology in the fields of VLSI and communication, there is also an ever growing demand for high speed processing and low area design. It is also a well-known fact that the multiplier unit forms an integral part of processor design. Due to this regard, high speed multiplier architectures become the need of the day. In this paper, we have developed three designs for Urdhwa Multiplier. In first design we have developed 5:3 compressors based on full adder and utilization in term of 42 delays and 21 areas. In second design we have developed 5:3 compressors based on XOR gate and utilization in term of 36 delays and 24 areas. In third design we have developed 5:3 compressors based on full adder and utilization in term of 28 delays and 18 areas. This all design and experiments were carried out on a Xilinx Vertex-7 series of FPGA and the timing and area of the design, on the same have been calculated.

KEYWORDS: 4:2 Compressor based on Full Adder, 4:2 Compressor based on XOR Gate, 4:2 Compressor based on XOR-XNOR Gate.

I. INTRODUCTION

Digital signal processing (DSP) is the mathematical manipulation of an information signal to modify or improve it in some way. It is characterized by the representation of discrete time, discrete frequency, or other discrete domain signals by a sequence of numbers or symbols and the processing of these signals [1].

The goal of DSP is usually to measure, filter and/or compress continuous real-world analog signals. The first step is usually to convert the signal from an analog to a digital form, by sampling and then digitizing it using an analog-to-digital converter (ADC), which turns the analog signal into a stream of numbers. However, often, the required output signal is another analog output signal, which requires a digital-to-analog converter (DAC). Even if this process is more complex than analog processing and has a discrete value range, the application of computational power to digital signal processing allows for many advantages over analog processing in many applications, such as error detection and correction in transmission as well as data compression. DSP algorithms have long been run on standard computers, as well as on specialized processors called digital signal processor and on purpose-built hardware such as application-specific integrated circuit (ASICs). Today there are additional technologies used for digital signal processing including more powerful general purpose microprocessors, field-programmable gate arrays (FPGAs), digital signal controllers (mostly for industrial apps such as motor control), and stream processors, among others [2-3].

II. URDHWA MULTIPLIER

Vedic mathematics is an ancient fast calculation mathematics technique which is taken from historical ancient book of wisdom. Vedic mathematics is an ancient Vedic mathematics which provides the unique technique of mental calculation with the help of simple rules and principles. Swami Bharati Krishna Tirtha (1884-1960), former JagadguruSankaracharya of Puri culled set of 16 Sutras (aphorisms) and 13 Sub - Sutras (corollaries) from the Atharva Veda. He developed methods and techniques for amplifying the principles contained in the formulas and their sub-formulas, and called it Vedic Mathematics. According to him, there has been considerable literature on Mathematics in the Veda-sakhas.

International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 10, October 2015

Vedic mathematics is part of four Vedas (books of wisdom). It is part of Sthapatya- Veda (book on civil engineering and architecture), which is an upa-veda (supplement) of Atharva Veda. It covers explanation of several modern mathematical terms including arithmetic, geometry (plane, co-ordinate), trigonometry, quadratic equations, factorization and even calculus.

• 4:2Compressor based on Full Adder

To add binary numbers with minimal carry propagation we use compressor adder instead of other adder. Compressor is a digital modern circuit which is used for high speed with minimum gates requires designing technique. This compressor becomes the essential tool for fast multiplication adding technique by keeping an eye on fast processor and lesser area.




Figure 1: Block Diagram of 5:3 Compressors

4:2 compressors are capable of adding 4 bits and one carry, in turn producing a 3 bit output. The 5:3 compressors has 4 inputs G_1, G_2, G_3 and G_4 and 2 outputs Sum and Carry along with a Carry-in (C_{in}) and a Carry-out (C_{out}) as shown in Figure 1. The input C_{in} is the output from the previous lower significant compressor.

The C_{out} is the output to the compressor in the next significant stage. The critical path is smaller in comparison with an equivalent circuit to add 5 bits using full adders and half adders. The 5:3 compressors is governed by the basic equation

$$X_1 + X_2 + X_3 + X_4 + C_{in} = Sum + 2 * (Carry + C_{out}) \quad (1)$$




Figure 2: 4:2Compressors based on Full Adder

The standard implementation of the 5:3 compressors is done using 2 Full Adder cells as shown in Figure 2.

• 5:3 Compressor based on XOR Gate

When the individual full Adders are broken into their constituent XOR blocks, it can be observed that the overall delay is equal to $4 * XOR$. The block diagram in figure 3 shows the existing architecture for the implementation of the 5:3 compressor with a delay of $3 * XOR$. The equations governing the outputs in the existing architecture are shown below

$$Sum = X_1 \oplus X_2 \oplus X_3 \oplus X_4 \oplus C_{in} \quad (2)$$

International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 10, October 2015




Figure 3: 4:2 Compressors based on XOR Gate

$$C_{out} = (X_1 \oplus X_2) \cdot X_3 + (\overline{X_1 + X_2}) \cdot X_3 \quad (3)$$

$$Carry = (X_1 \oplus X_2 \oplus X_3 \oplus X_4) \cdot C_{in} + (\overline{X_1 \oplus X_2 \oplus X_3 \oplus X_4}) \cdot X_4 \quad (4)$$

• Compressor based on XOR Gate

Thus replacing some XOR blocks with multiplexer's results in a significant improvement in delay. Also the MUX block at the SUM output gets the select bit before the inputs arrive and thus the transistors are already switched by the time they arrive. This minimizes the delay to a considerable extent. This is shown in figure 4.




Figure 4: 4:2 Compressors based on XOR-XNOR Gate

The equations governing the outputs in the proposed architecture are shown below

$$Sum = (X_1 \oplus X_2) \cdot (X_3 \oplus X_1) \uparrow (X_1 \oplus X_2) \cdot (X_3 \oplus X_1) \cdot C_{in} \quad (5)$$

$$C_{out} = (X_1 \oplus X_2) \cdot X_3 + (\overline{X_1 + X_2}) \cdot X_1 \quad (6)$$

$$Carry = (X_1 \oplus X_2 \oplus X_3 \oplus X_4) \cdot C_{in} + (\overline{X_1 \oplus X_2 \oplus X_3 \oplus X_4}) \cdot X_4 \quad (7)$$

International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 10, October 2015

• **7:2Compressor**

Similar to its 4:2 compressor counterpart, the 7:2 compressors as shown in figure 5, is capable of adding 7 bits of input and 2 carry's from the previous stages, at a time.




Figure 5: Block Diagram of 7:2 Compressors

In our implementation, we have designed a novel 9:4 compressor utilizing two 5:3 compressors, two full adders and one half adders. The architecture for the same has been shown in Figure 6.

$$Sum1 = S_1 \oplus S_2 \quad (8)$$

$$Carry1 = S_3 \oplus C_1 \oplus C_{21} \quad (9)$$

$$C_{out1} = C_3 \oplus C_2 \oplus C_{22} \quad (10)$$

$$C_{out2} = C_3 C_2 + C_{22} C_2 + C_3 C_{22} \quad (11)$$




Figure 6: 7:2 Compressor using 4:2 Compressor

International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 10, October 2015

III. DELAY AND AREA EVALUATION METHODOLOGY

The delay and area evaluation methodology considers all gates to be made up of AND, OR, and Inverter (AOI), each having delay equal to 1 unit and area equal to 1 unit.

Table 1: Delay and Area Count of the Basic Blocks of Urdhwa Multiplier

Adder Blocks	Delay	Area
XOR	3	5
2:1 MUX	3	4
Half Adder	3	6
Full Adder	6	13

We then add up the number of gates in the longest path of a logic block that contributes to the maximum delay. The area evaluation is done by counting the total number of AOI gates required for each logic block.

Table II: Delay and Area Count of the of Urdhwa Multiplier

Architecture	No. of Gate Count	Delay
5:3 Compressor based on Full Adder	42	21
9:4 Compressor	116	57
Compressor based Urdhwa Multiplier	1132	591
5:3 Compressor based on XOR Gate	36	24
Modified 9:4 Compressor	104	63
Modified Compressor based Multiplier	1012	654
5:3 Compressor based on XOR-XNOR Gate	28	18
Proposed 7:3 Compressor	88	51
Proposed Compressor based Multiplier	852	531

IV. SIMULATION RESULT

We functionally verified each unit presented in this paper including all three 4:2 Compressor, 7:2 Compressor, Compressor based Urdhwa multiplier. We have been found from the results shown in Table 3 respectively, that number



International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 10, October 2015

of slices used is same in case of 4:2 compressor based on Full adder and 4:2 compressor based on XOR gate which is less than slices used in 4:2 compressor based on XOR-XNOR gate.

Table 3: Device utilization summary (Vertex-4) of Urdhwa multiplier

Design	No. of slices	No. of 4 input LUTs	MCPD (ns)
Urdhwa Multiplier (Full Adder)	108	190	25.816
Urdhwa Multiplier (XOR Gate)	88	158	21.011
Urdhwa Multiplier (XOR-XNOR Gate)	78	143	20.951

V. CONCLUSION AND FUTURE WORK

Among all three designs, proposed Urdhwa multiplier based on XOR-XNOR gate provides the least amount of Maximum combinational path delay (MCDP). Also, it takes least number of slices i.e. occupy least area among all three design.

REFERENCES

- [1] Sushma R. Huddar and SudhirRao, Kalpana M., "Novel High Speed Vedic Mathematics Multiplier using Compressors", 978-1-4673-5090-7/13/\$31.00 ©2013 IEEE.
- [2] S. S. Kerur, Prakash Narchi, Jayashree C N, Harish M Kittur and Girish V A, "Implementation of Vedic multiplier for Digital Signal Processing", International Conference on VLSI, Communication & Instrumentation (ICVCI) 2011, Proceedings published by International Journal of Computer Applications® (IJCA), pp.1-6.
- [3] HimanshuThapaliyal and M.B Srinivas, "VLSI Implementation of RSA Encryption System Using Ancient Indian Vedic Mathematics", Center for VLSI and Embedded System Technologies, International Institute of Information Technology Hyderabad, India.
- [4] Jagadguru Swami Sri Bharati Krishna Tirthaji Maharaja, "Vedic Mathematics: Sixteen simple Mathematical Formulae from the Veda", Delhi(2011).
- [5] SumitVaidya and DepakDandekar. "Delay-power performance comparison of multipliers in VLSI circuit design". International Journal of Computer Networks & Communications (IJCNC), Vol.2, No.4, July 2010.
- [6] P. D. Chidgupkar and M. T. Karad, "The Implementation of Vedic Algorithms in Digital Signal Processing", Global J. of Eng. Edu, Vol.8, No.2, 204, UICEE Published in Australia.
- [7] AsmitaHaveliya, "Design and Simulation of 32-Point FFT Using Radix-2 Algorithm for FPGA Implementation", Second International Conference on Advanced Computing & Communication Technologies IEEE 2012.
- [8] S. Correa, L. C. Freitas, A. Klautau and J. C. W. A. Costa, "VHDL Implementation of a Flexible and Synthesizable FFT Processor", IEEE LATIN AMERICA TRANSACTIONS, VOL. 10, NO. 1, JAN. 2012.
- [9] KamaruAdzha Bin Kadiran. "Design and Implementation of OFDM Transmitter and Receiver on FPGA Hardware", November 2005.