



**IJIRCCCE**

e-ISSN: 2320-9801 | p-ISSN: 2320-9798



# INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN COMPUTER & COMMUNICATION ENGINEERING

Volume 12, Issue 4, April 2024

**ISSN** INTERNATIONAL  
STANDARD  
SERIAL  
NUMBER  
INDIA

**Impact Factor: 8.379**



9940 572 462



6381 907 438



ijircce@gmail.com



www.ijircce.com

# Development and Optimization of Traffic Light Controller Logic for 45nm Technology

Mr P.Surya Prakash Reddy<sup>1</sup>, K.Akhil Kumar Reddy<sup>2</sup>, A.Bhanuja<sup>3</sup>, M .Anees<sup>4</sup>,  
G.Anjana<sup>5</sup>, G.Gandheeswar Reddy<sup>6</sup>

Assistant Professor, Department of ECE, GATES Institute of Technology, Gooty, India<sup>1</sup>

Student, Department of ECE, GATES Institute of Technology, Gooty, India<sup>2,3,4,5,6</sup>

**ABSTRACT:** In many cities, traffic regulation is a difficult challenge to solve. This is due to the large number of cars and the traffic system's high dynamics. Poor traffic network are a major cause of accidents and lost time. Vehicles will spend a minimum waiting period at traffic lights if this methodology is used. Verilog Hardware Description Language (HDL) programming is used to create the hardware design. Verilog is a hardware description language that deals with hardware design and simulation, as the name indicates. Mounting the numerous electronic components on a breadboard or PCB circuit becomes quite complex. It also takes an excessive amount of time to simulate, and various faults might arise due to poor component connections on the circuit. As a result, hardware descriptive language concludes to overcome this obstacle. The fundamental design of a T-shaped road for traffic light regulation is the subject of this project. Mentor Graphics, Questasim and Oasys has been used to test the system's output.

**KEYWORDS:** VLSI, Mentor Graphics, Questasim, Oasys, 45nm Technology, Traffic Systems, Traffic Light Controller, Verilog

## I. INTRODUCTION

Advances in the history of CPU production may be traced using CMOS technology, as well as the design of the processor itself. Reducing the dimensions of the small transistors that build up a CPU has many implications because it can pack more into the same space. At the most basic level, it was not even possible to create today's processor designs using process technology just a few years ago. Intel's Core 2 Extreme QX9650 has a capacity of about 800 million, which is about 3,000 times that number [1]. The smaller the transistor, the less wattage it consumes in the cycle. This means that you can actually get more power from the transistors than you would with large process technologies [2]. Combining enough transistors with the 386 QX9650 consumes about 3000W, but a complete Core 2 Extreme QX9650 PC further elements require just over 200W at full load [3]. Low power utilization has another practical side effect. If the transistor consumes less power, it will not get too hot. Therefore you may set them to a higher phase without overburdening them up or overloading the motherboard power circuits that power them [4]. There are other aspects to consider, but the new technologies nearly every time mean higher clock frequency caps. Keeping up the basic CPU design brings the benefits of the last, but not a few, smaller transistors [5]. When this happens, the processor itself becomes smaller and is called a "shrink". Since the manufacturing system uses standardized semiconductor wafers, 300mm is currently the maximum and can accommodate more wafers. Since the wafer fabrication cost itself is the same, the fabrication cost of each processor is low [6]. A 45nm, for instance, takes up half the space of a 65nm processor of the same architecture [7]. Therefore, shifting to 45nm processor will cut manufacturing costs in half, but you also need to consider the cost of implementing a new process and building an industrial unit to do it. Perhaps this is quite pricy [8]. Major advantages of 45nm technology is that it always seems better for semiconductors to be smaller, and I wonder why such miniaturization doesn't happen faster [10]. However, there are always issues that must be overcome to reduce the transistor size. These include parasitic capacitance, current leakage, and latch-up that hold the charge when some of the miniature integrated circuits should not hold the charge. The latter two are especially problematic in recent process cuts [11]. This is because the distances among the narrow lines is extremely small that it becomes increasingly difficult to keep current from flowing in unexpected places. AMD and IBM are using Silicon-on-Insulator (SOI) technology to counteract this and allow it to be downgraded to 65nm. However, with Intel's move from 65nm to 45nm, the industry is still using it. Legacy bulk CMOS technology, with the addition of high K dielectric and metal gate technology.

Traditionally, silicon dioxide has been used as a dielectric for small transistors, but today's manufacturing scale is

prone to leaks. High dielectric constant (High K) alternatives block this. Metal gates, on the other hand, take elements of processor that should be conductive in the other way. Previously, low-conductivity polysilicon was used in circuits because it was unchallenging to manufacture

## II. METHODOLOGY

We may program the process in Verilog and then mount it on a circuit or just upload it to the circuit to make it operate according to the code we wrote. HDL is commonly used for sequential circuits such as shift registers and combinational logic circuits such as adders and subtractors. It essentially defines digital systems such as a microprocessor or a memory. Whatever design is described in HDL is independent, it has its state of work, is more easier to model, design, and debug than schematics, and is far more helpful for big circuits., thus overcoming difficulties or problems in manually designing circuits with breadboard and PCB, the adoption of Verilog design in today's complicated environment is skyrocketing. The fundamental design of a T- shaped road for traffic light regulation is the subject of this project. Mentor Graphics, Questasim and Oasys has been used to test the system's output. In many cities, traffic regulation is a difficult challenge to solve.

This is due to a big number of cars and the traffic system's high dynamics. Poor traffic systems are a major cause of accidents and lost time. Vehicles will spend a minimum waiting period at traffic lights if this methodology is used. It also takes an excessive amount of time to simulate, and various faults might arise due to poor component connections on the circuit.

As a result, hardware descriptive language concludes to overcome this obstacle. We may program the process in Verilog and then mount it on a circuit or just upload it to the circuit to make it operate according to the code we wrote.

HDL is commonly used for sequential circuits such as shift registers and combinational logic circuits such as adders and subtractors. It essentially defines digital systems such as a microprocessor or a memory, thus overcoming difficulties or problems in manually designing circuits with breadboard and PCB, the adoption of Verilog design in today's complicated environment is skyrocketing




Fig.1. State Diagram

- Green light indicates that there is no traffic and there is easy flow of vehicles in that route/direction.
- x Red light indicates that there is a traffic jam and that route is blocked for the vehicles to move and,
- Yellow light indicates that the route has medium flow of vehicles




Fig. 1: Example for the Traffic Light System.

- R = RED,
- Y = YELLOW
- G = GREEN.

Stage	Input	Time DURATION	R1,Y1,G1	R2,Y2,G2	R3,Y3,G3	R4,G4,Y4
S0	Rst=1	/	1,0,0	1,0,0	1,0,0	1,0,0
S1	Rst=0	5 Sec	0,1,0	1,0,0	1,0,0	1,0,0
S2	Rst=0	25 Sec	0,0,1	1,0,0	1,0,0	1,0,0
S3	Rst=0	5 Sec	1,0,0	0,1,0	1,0,0	1,0,0
S4	Rst=0	25 Sec	1,0,0	0,0,1	1,0,0	1,0,0
S5	Rst=0	5 Sec	1,0,0	1,0,0	0,1,0	1,0,0
S6	Rst=0	25 Sec	1,0,0	1,0,0	0,0,1	1,0,0
S7	Rst=0	5 Sec	1,0,0	1,0,0	1,0,0	0,1,0
S8	Rst=0	25 Sec	1,0,0	1,0,0	1,0,0	0,0,1

**State Table**

It illustrates the structure of the selected traffic light model for four road intersections (one Main Street and three side streets). In general, Traffic Light Controller System consists of three lights (red, green and yellow) in each direction .The red light indicates to Stop, green light indicates to allow the traffic and yellow light indicates the caution that the traffic is going to be stopped in few seconds. While, turning in yellow and red lights at the same time indicates the caution that the traffic is going to be moving in few seconds. The intersection is fitted with a sensor for side street traffic and with walk request button. This traffic light controller also has provision for walk light (which consists of two lights red and green, where, green light allows the walkers to pass the street while red light avoids the walkers from passing the street) and for the traffic sensors in each one of the side streets. A simple block diagram of the traffic light controller system is exposed in Figure 2. The design is composed of finite state machine (FSM), data storage (D\_RAM), timer, divider, and various synchronizers (latch,and synchronizer). 3.1. Finite state machines (FSM) Finite State Machines (FSM) is the heart of the traffic light controller system. This FSM controls the loading of static data storage locations with timing parameters, displaying these parameters by reading RAM locations, and the control of the actual traffic lights. There are four timing parameters in this system as displayed in Table 1. They are the base interval (TBASE) for side green, an extended interval for main green and walk green light (TEXT), the time for yellow light (TYEL), and a blink interval (TBLINK). The user can specify the four timing parameters using two switches (L0, L1) manually. The FSM can execute four functions specified by two functions switches (F0, F1). These functions are listed in Table 2, where, the user can execute one of four possible functions: writing new timing parameters, reading old timing parameters, running traffic light in normal mode, and running the traffic light in blinking mode as obtained in Figure 3a. Besides, the idle state of the FSM is called the reset state, in this state, the lights are turned off and the system does not do anything. The system will stay in the reset state until the GO button is pressed.

Using the writing function, the user can specify the any one of the four timing parameters as shown in Table 1 using (L1, L0) switches, the value of the parameter is set using the (C4\_C0) switches. For the reading operation, the user can use the same L1 and L0 switches to denote whichof the four timing parameters to view on a set Hex-LEDs. In normal mode or blinking mode, the system just cycles through the various traffic light states. The regular controller has been designed with nine states as presented in Table 3 without taking the traffic sensors and walk request in the point view.

In the normal mode that is displayed in Figure 3b, the side street has a shorter green interval than the main street, but if there is traffic on the side street when the controller is about to cycle to turn that green light off, it will extend the green light by the shorter (side street) green interval. Thus the green light on the side street will stay on until traffic on the side street clears. Traffic sensor switch is used to simulate the effect waiting traffic on the side street, the system complies by keeping side street green until the traffic sensor is switch off. The walk light comes on after the main street yellow interval, and then only if the walk request button has been pushed. Late at night or when something in the system is not working, the light goes into the blinking mode this involves the lights blinking on and off, alternating between main yellow side red, and main red side yellow.

### III. SIMULATION RESULTS

Simulation can be defined as a process of verifying the functionality of the digital design and is a technique for applying different input stimulus to the design at various clock times to check if the RTL code behaves in the expected way or not. To verify the behavior we require a test bench, for which the waveform obtained Test bench is a Verilog module and is a program or a code in which the inputs and outputs are declared as reg and wire respectively. In this, some ideal predefined values are given in order to verify the behavior of the design if it is working as expected or not.




Fig. 5. Simulation Waveform

Whenever the clk is set to “1” and the rst is set to “0” we obtain the intended output waveform as expected and designed in our test bench and RTL Code. Here, according to our problem statement and state table, when the ps = 011 we obtain M1 = 010, S = 100, MT = 010 and M2 = 100 for count = 0010. Similarly, for other states ranging from 000 to 111 we obtain expected M1, S, MT and M2 values respectively. Indicating the flow of traffic whether it is heavy, medium or easy flow of traffic with Red, Yellow and Green (R, Y, G) colors. For example, if M1 = 010 then the flow of traffic is medium as Yellow color is set to high, i.e., “1”. Similarly, for the other directions S, MT, M2 the flow of traffic is analyzed.





Fig. 7. Block diagram of Real-time Traffic Light Controller after synthesis.

The area, registers are shown in Fig 6. and Fig 7. above. The outputs are 3-Bit and the inputs are given as rst and clk to the area. The internal registers are shown in Fig 6. depicting the flow of the design terms of nW. For instance ps\_reg[1] the total power obtained is 54nW, leakage power = 44nW, switching power = 6nW and internal power = 2nW. And similarly, for other instances the power report The Area report obtained after synthesis including the top instance module has 51 cells and the cell area includes 86squm. The Hierarchy report for the module Traffic\_Light\_Controller with 51 cells and total area 86squm has sequential area = 40squm and combinational area = 46squm. The RTL Partition report for Traffic\_Light\_Controller\_genmod\_0, concludes that for 51 instances the area obtained after synthesis is 85.918squm.


IV. ANALYSIS REPORT



Cell	Family	Type	Data	Count	Area (squm)	Total (squm)	Leakage (nW)	Total Leakage(nW)
SDFFPR_X1_LUT	SDFFPR_X1_LUT	FF	Both	6	6.7	39.6	44.45	264.896
ORX2_X1	ORX2_X1	combin	Both	1	1.9	1.9	11.843	11.242
ORX22_X1	ORX22_X1	combin	Both	1	1.3	1.3	6.955	6.955
ORX11_X1	ORX11_X1	combin	Both	3	1.1	3.3	3.333	14
NOR4_X1	NOR4_X1	combin	Both	1	1.3	1.3	9.237	9.237
NOR3_X1	NOR3_X1	combin	Both	3	1.1	3.3	7.124	21.373
NOR2_X1	NOR2_X1	combin	Both	4	0.8	3.2	15.622	20.666
NAND3_X1	NAND3_X1	combin	Both	1	1.1	1.1	4.165	4.165
NAND2_X1	NAND2_X1	combin	Both	3	0.8	2.4	3.931	11.794
MUX2_X1	MUX2_X1	combin	Both	3	1.9	5.6	7.784	23.352
HA_X1	HA_X1	combin	Both	14	0.5	7.4	3.775	36.464
HA_X1	HA_X1	combin	Both	1	2.2	2.2	13.429	13.429
AND22_X1	AND22_X1	combin	Both	3	1.6	4.8	11.09	33.07
AND21_X1	AND21_X1	combin	Both	3	1.1	3.3	6.839	20.517
AND11_X1	AND11_X1	combin	Both	2	1.9	3.8	9.224	18.448
AND2_X1	AND2_X1	combin	Both	3	1.1	3.3	5.697	17.091

Fig. 8. Cell usage report


Fig 8. shows the cell usage report after the synthesis where the Total leakage power is given in terms of nw and the area in terms of squm. For a AND2\_X1 cell, the area obtained is 1.1squm, Total area = 2.1squm, Leakage = 5.607nw and Total Leakage = 11.215nw. And, similarly for the other cells such as the NOR2\_X1, HA\_X1, etc. the obtained values are as shown in the Fig 8.



instance	leakage power (nW)	internal power (nW)	switching power (nW)	total power (nW)
0	531	26	83	640
1	241	13	44	298
22	157	7	16	181
ps_reg[0] 44	2	2	4	51
ps_reg[1] 44	2	2	6	52
ps_reg[2] 44	2	2	8	54

Fig. 9. Power Report for instance

In the Fig 9. The total power, switching power, leakage power and internal power obtained is in




	# cells	Leakage (uW)	default_vth % #cells
Design Name(Top Module)	Traffic_Light_Controller	(Total) 0.531	
Macros	0	0.000	0.000
Pads	0	0.000	0.000
Cells	51	0.531	100.000
Buffers/Inverters	14	0.039	100.000
Combinational	31	0.225	100.000
Latches	0	0.000	0.000
Registers	6	0.267	100.000

Fig. 10. Leakage Efficiency Report

The Leakage efficiency report shown in Fig 10. For the Top Modules/Designs for Macros, Pads, Cells, Buffers, Combinational, Latches and Registers states the obtained number of cells, leakage efficiency in uW and the default vth percentage after synthesis. It has 100% default\_vth cells for the Top Modules Cells, Buffers/Inverters, Combinational and Registers. The Scan Chain Report for scanChain\_1 with Index 1, has Scan Instance = 6, Length = 6 with a Test Clock as “clk” and Clock Edges as “rise” and finally zero Lockup. The Clock report after synthesis obtained concludes a period of 1400ns with Ports/Pins as “clk. Fig 11. shows the overall final Power Report for all the Instances after

synthesis. The total Power consumption is very much less for a 45nm when compared to any other higher technology nodes than 45nm, such as 90nm or 180nm.



Instance	Internal Power(W)	Switching Power(W)	Leakage Power(W)	Total Power(W)
PS_PMG21	0.001876	0.007795	0.04445	0.054133
PS_PMG11	0.001887	0.005485	0.04445	0.052106
PS_PMG01	0.001884	0.004334	0.04445	0.050673
%_R_1_9	0.000954	0.000177	0.013242	0.013972
%_R_1_8	0.000933	0.000276	0.004505	0.005114
%_R_1_7	0.00023	0.000117	0.000234	0.000571
%_R_1_6	0.000211	0.00062	0.001931	0.002762
%_R_1_5	0.000302	0.000443	0.007124	0.007869
%_R_1_42	0.000237	0.000393	0.002775	0.003405
%_R_1_40	0.000232	0.00275	0.002775	0.005256
%_R_1_4	0.000411	0.000475	0.004639	0.005525
%_R_1_39	0.000232	0.000883	0.002775	0.00393
%_R_1_38	0.000233	0.002406	0.002775	0.005414
%_R_1_37	0.000236	0.001981	0.002775	0.004992
%_R_1_36	0.000235	0.002	0.002775	0.00501
%_R_1_35	0.000177	0.000091	0.002775	0.003043
%_R_1_34	0.000236	0.000522	0.002775	0.003533
%_R_1_33	0.000262	0.001772	0.002775	0.00481
%_R_1_32	0.000267	0.001504	0.005012	0.006835
%_R_1_31	0.000199	0.000347	0.007124	0.007671
%_R_1_30	0.000114	0.00011	0.005012	0.005237

Fig. 11. Overall Power Report

## V. CONCLUSION

The latest solutions of various-ways of traffic control vastly enhance the traffic situation across the globe. The study's key characteristic is to enhance the flow of traffic control at T-junction. The synthesis and simulation of Traffic Light Controller using 45nm technology has been successfully implemented and verified using industry specific standard licensed tools, such as Mentor Graphic, Questasim and Oasys. It is found that using this 45nm technology in the Traffic Light Controller we can conclude that it is efficient than 180nm and 90nm respectively. The future work would be to implement the same on FPGA Board.

## REFERENCES

1. Prashant Kumar Singh and P. Daniel, "Advanced real Traffic Light Controller system design using Cortex-M0 ip on FPGA," 2014 IEEE International Conference on Advanced Communications, Control and Computing Technologies, 2014, pp. 1023-1026, doi: 10.1109/ICACCCT.2014.7019251.
2. Taehee Han and Chiho Lin, "Design of an intelligence traffic light controller (ITLC) with VHDL," 2002 IEEE Region 10 Conference on Computers, Communications, Control and Power Engineering. TENCOP '02. Proceedings., 2002, pp. 1749-1752 vol.3, doi:10.1109/TENCON.2002.1182673.
3. W. El-Medany and M. Hussain, "FPGA-Based Advanced Real Traffic Light Controller System Design," 2007 4th IEEE Workshop on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications, 2007, pp. 100-105, doi: 10.1109/IDAACS.2007.4488383.
4. S. Singh and S. C. Badwaik, "Design and implementation of FPGA based adaptive dynamic traffic light controller," 2011 International Conference on Emerging Trends in Networks and Computer Communications (ETNCC), 2011, pp. 324-330, doi: 10.1109/ETNCC.2011.6255914.
5. M. F. M. Sabri, M. H. Husin, W. A. W. Z. Abidin, K. M. Tay and H. M. Basri, "Design of FPGA-based Traffic Light Controller System," 2011 IEEE International Conference on Computer Science and Automation Engineering, 2011, pp. 114-118, doi: 10.1109/CSAE.2011.5952814.
6. Girish H, Shashikumar D R, "A Novel Optimization Framework for Controlling Stabilization Issue in Design Principle of FinFET based SRAM", International Journal of Electrical and Computer Engineering (IJECE) Vol. 9, No. 5 October 2019, pp. 4027-4034. ISSN: 2088-8708, DOI: 10.11591/ijece.v9i5.pp.4027-4034 [7]
7. Girish H, Shashikumar D R, "PAOD: a predictive approach for optimization of design in FinFET/SRAM", International Journal of Electrical and Computer Engineering (IJECE) Vol. 9, No. 2, April 2019, pp. 960-966. ISSN: 2088-8708, DOI: 0.11591/ijece.v9i2.pp.960-966
8. Girish H, Shashikumar D R, "SOPA: Search Optimization Based Predictive Approach for Design Optimization in FinFET/SRAM", © Springer International Publishing AG, part of Springer Nature 2019 Silhavy (Ed.): CSOC 2018, AISC 764, pp. 21-29, 2019. https://doi.org/10.1007/978-3-319-91189-2\_3.
9. Girish H, Shashikumar D R, "Cost-Effective Computational Modelling of Fault Tolerant Optimization of FinFET-based SRAM Cells", © Springer International Publishing AG 2017 R. Silhavy et al. (eds.), Cybernetics and Mathematics Applications in Intelligent Systems, Advances in Intelligent Systems and Computing 574, DOI 10.1007/978-3-319-57264-2\_1.[10]
10. Girish H, Shashikumar D R, "A Survey on the Performance Analysis of FinFET SRAM Cells for Different Technologies", International Journal of Engineering and Advanced Technology (IJEAT)ISSN: 2249 – 8958, Volume-4 Issue-6, 2016. [11]
11. K. S. Reddy and B. B. Shabarinath, "Timing and Synchronization for Explicit FSM Based Traffic Light Controller," 2017 IEEE 7th International Advance Computing Conference (IACC), 2017, pp. 526-529, doi: 10.1109/IACC.2017.0114.



INTERNATIONAL  
STANDARD  
SERIAL  
NUMBER  
INDIA



# INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN COMPUTER & COMMUNICATION ENGINEERING

 9940 572 462  6381 907 438  [ijircce@gmail.com](mailto:ijircce@gmail.com)



[www.ijircce.com](http://www.ijircce.com)

Scan to save the contact details