



Comparison of Interleaved Boost Converter Topologies with Voltage Multiplier for Battery Charging Of PHEV

Dr.R.Seyezhai^{#1}, V.Aarthi^{*2}

Associate Professor, Department of EEE, SSN College of Engineering, Chennai, Tamil Nadu, India^{#1}

PG Student, Department of EEE, SSN College of Engineering, Chennai, Tamil Nadu, India^{*2}

ABSTRACT: This paper deals with three different topologies of voltage multiplier cells with Interleaved Boost Converter (IBC) for charging the battery of Plug-in Hybrid Electric Vehicle (PHEV). A DC-DC boost converter is used to step-up the voltage. Here, interleaving structure is used to reduce the input current ripple, output voltage ripple, power loss and to reduce the input current that is fed to the battery of the PHEV. Voltage multiplier cells are used to reduce the narrow turn-off periods. Three topologies are compared in this paper: i) Interleaved Boost Converter ii) Interleaved Boost Converter with Diode-Capacitor multiplier iii) Interleaved Boost Converter with switched capacitor and coupled inductor. Simulation studies of the proposed topologies are carried out in MATLAB. The various performance parameters are compared and the best topology is chosen for the battery charging of the PHEV. The results are verified.

KEYWORDS: IBC; Voltage multiplier module; PHEV

I. INTRODUCTION

Hybrid Electric vehicles are being developed by manufacturers to reduce the carbon dioxide emissions and to reduce the conventional fuel energy consumption. Recently, automotive manufacturers are developing plug-in hybrid electric vehicles (PHEV) which reduces the environmental pollution[1]. These vehicles have an AC/DC converter which supplies power from a commercial power supply to an on-board charger along with a DC/DC converter to supply power to its accessories. Because of the limitation in the charging time and restricted space, the DC/DC converters have to be designed efficiently[2].

Interleaved Boost Converter (IBC) is employed in this work to step-up the input voltage that is being converted into DC by the rectifier. A two-phase interleaved structure is taken for this study because increasing the number of phases enhances the efficiency but the converter design becomes complex. Therefore, two-phase structure is preferred. Interleaving structure has two inductors connected in parallel and so the current path gets divided into two and the conduction loss can be reduced thus improving the overall efficiency η of the system[3].

The duty ratio of the IBC is chosen to be 0.6, since it gives the maximum efficiency. The ripple reduction is a function of duty cycle. Because the two phases are combined at the output capacitor, effective ripple frequency is doubled, making ripple reduction much easier[4]. Since the output ripple is double the frequency of the individual phases and at a low rms current value, the size and the rating of the passive components that is being used can be reduced considerably.

Voltage multiplier cells are used to avoid narrow turn-off periods and to reduce the current ripple. Interleaved structure is used in the input side to distribute the current and voltage multiplier cells on the output side to achieve a high step-up gain.

International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2014

A comparison between the topologies is done based on the various parameters like input current ripple, output voltage ripple, gain of the converter and the best one is chosen to be used along with the rectifier in the On-board battery charger. The main aim is to obtain a high gain converter with reduced input current ripple and reduced output voltage ripple.

II. IBC TOPOLOGIES

A. Basic Interleaved Boost Converter:

The conventional two phase boost converter consists of two single boost converters that are connected in parallel as shown in Fig 1.




Fig 1. Circuit diagram of the Conventional Interleaved Boost Converter

Each switch is gated with a difference of $360/n$ where n is the number of phases and since here its two, the switches are gated with a phase difference of 180° . Using the IBC instead of the Conventional Boost Converter reduces the THD to about 40% in a PHEV[5].

Operation:

Firstly when the device S1 is turned ON, the current in the inductor i_{L1} increases linearly. During this period energy is stored in the inductor L1. When S1 is turned OFF, diode D1 conducts and the stored energy in the inductor ramps down with a slope based on the difference between the input and output voltage. The inductor starts to discharge and transfer the current via the diode to the load. After half switching cycle of S1, S2 is also turned ON completing the same cycle of events.

The conversion ratio is a function of the duty cycle and the relation is as follows:

$$\frac{V_0}{V_{in}} = \frac{1}{1-D} \text{eq.(1)}$$

where V_{in} is the input voltage, V_0 is the output voltage and D is the duty ratio.

B. IBC with Diode-Capacitor multiplier:

The diode-capacitor multiplier cells helps to enlarge the voltage conversion ratio and to avoid extreme duty cycles. The voltage stress on the devices is less in this topology[6]. Here one stage of voltage multiplier cell is employed to reduce the complexity. The circuit diagram of the IBC with the diode-capacitor multiplier cells is as follows:




Fig 2. IBC with diode-capacitor multiplier

International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2014

Operation :

The operation can be explained in four modes.

Mode 1:

At $t = t_0$, switch S1 is ON, thus diode D0 is OFF. Switch S2 is also ON and thus D1 is OFF. Current increases linearly from its minimum value at t_0 and current i_{l2} increases linearly up to its maximum value at t_1 . i_{C1} is zero and u_{C1} is kept constant.

Mode 2:

The gating signal of switch S2 is removed; thus diode D1 is ON. Switch S1 is ON making diode D0 to turn OFF. Current i_{l1} still increases linearly, inductor L2 charges C1 and then switch S2 is gated.

Mode 3:

Mode 3 operation is similar to that of mode 1.

Mode 4:

At $t=t_3$, switch S1 is gated OFF, and diode D0 is turned ON. Switch S2 is kept ON and current i_{l1} begins to decrease linearly through C1 which gets discharged. Whereas, current i_{l2} still increases linearly. The time t_4 is the ending of a switching cycle T_s .

The switching pattern of the DCM is as follows:




Fig 3. Switching pattern of the IBC with diode-capacitor multiplier

The conversion ratio here is given by :

$$M = \frac{u_0}{u_{in}} = \frac{n+1}{1-D} \text{eq.(2)}$$

where u_0 and u_{in} are the input and output voltages and n is the number of the multiplier cells.

C. IBC with Switched capacitor and Coupled inductor

The voltage multiplier module here consists of switched capacitors and coupled inductors. Using switched capacitor into an IBC makes the voltage gain to reduplicate, but the coupled inductor if not employed limits the voltage gain. Oppositely, if coupled inductors are used along with IBC the voltage gain is higher and adjustable but without switched capacitor the voltage gain is ordinary[7]. So, we integrate both into the circuit to obtain high step-up gain, high efficiency and low voltage stress.

The circuit diagram of this topology is as follows:




Fig 4. IBC with Switched capacitor and coupled inductor



International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2014

The coupled inductors extend the step-up conversion ratio whereas the switched capacitors offer extra voltage conversion ratio. The coupled inductors reduce the core loss in the circuit. The voltage conversion ratio here is given by:

$$V_0 = \frac{2n+2}{1-D} V_{in} \text{eq. (3)}$$

where V_o and V_{in} are the input and output voltages and n is the number of the Voltage Multiplier Module (VMM).

Operation:

The operation of this circuit can be explained in eight modes:

Mode 1:

At time $t=t_0$, switch S_2 remains in the ON state and S_1 begins to turn ON. The coupled inductor releases the stored energy to the output terminal through the forward diode Df_2 . The diodes Dc_1 , Dc_2 , Db_1 , Db_2 , and Df_1 are reversed biased. The inductor L_1 transfers energy to the secondary side of the coupled inductor.

Mode 2:

At $t = t_1$, both of the power switches S_1 and S_2 remain in ON state, and all diodes are reversed biased. Both currents through leakage inductors L_1 and L_2 are increased linearly due to charging by input voltage source V_{in} .

Mode 3:

At $t = t_2$, S_1 ON state & S_2 begins to turn off. The diodes Dc_1 , Db_1 , and Df_2 are reversed biased. The diodes Dc_1 , Db_1 , and Df_2 are reversed biased. The energy stored in the L_2 is transferred to the secondary side of the coupled inductor. The current through the coupled inductor flows to output capacitor C_3 through the flyback diode Df_1 . The voltage stress on the power switch S_2 is clamped by the Cc_1 which is equal to the output voltage.

Mode 4:

At $t = t_3$, the current i_{Dc_2} has naturally decreased to zero due to the magnetizing current distribution, and hence, diode reverse recovery losses are alleviated and conduction losses are decreased. Both power switches and all diodes remain in previous states except the clamp diode Dc_2 .

Mode 5:

At $t = t_4$, the power switch S_1 remains in ON state, and the other power switch S_2 begins to turn on. The diodes Dc_1 , Dc_2 , Db_1 , Db_2 , and Df_2 are reversed biased. The coupled inductor quickly releases the stored energy to the output terminal. Thus, the inductor L_2 still transfers energy to the secondary side of coupled inductors.

Mode 6:

At $t = t_5$, both of the power switches S_1 and S_2 remain in ON state, and all diodes are reversed biased. Both currents through inductors L_1 and L_2 are increased linearly due to charging by input voltage source V_{in} .

Mode 7:

At $t = t_6$, S_2 is ON state, and S_1 begins to turn off. The diodes Dc_2 , Db_2 and Df_1 are reverse biased. The voltage stress on power switch S_1 is clamped by clamp capacitor Cc_2 which equals the output voltage of the boost converter. The inductor L_1 and capacitor Cc_1 release energy to the output terminal. Thus the V_{c1} obtains double output voltage of the boost converter.

Mode 8:

At $t=t_7$, the current i_{Dc_1} has naturally decreased to zero and thus diode reverse recovery losses are alleviated.

D. Design Equations:

The capacitors and inductors are designed using formulas given below:

- The value of the capacitor is got from:

International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2014

$$C = \frac{DV_0T}{R\Delta V_0} \text{eq.(4)}$$

where V_0 is the output voltage
T is the time period
R is the resistance
 ΔV_0 is the ripple of the output voltage
D is the duty ratio

▪ The value of the inductor is got from :

$$L = \frac{V_{in}D}{\Delta I_L f_s} \text{eq.(5)}$$

where V_{in} is the input voltage
 f_s is the switching frequency
 ΔI_L is the ripple content in the Inductor

E. Simulation Results:

The three topologies are simulated in MATLAB with the following parameters constant for all the three topologies:

Duty Ratio δ	0.6
Input Voltage V_{in}	40 V
Frequency f_s	50kHz
Capacitor C	40 μ F
Inductor L	640 μ H

Table 1.Simulation parameters for all the three topologies

The simulation results of the three topologies are as follows:

An output voltage of 95V was obtained with the Interleaved Boost Converter. The fig5.andfig 6. shows the output voltage waveform and output voltage ripple waveform obtained with this topology.




Fig 5.Output of the Conventional IBC Fig 6. Output voltage ripple of the IBC

The IBC with diode-capacitor multiplier produced an output voltage of about 176V. The output voltage waveform and the output voltage ripple waveform that was obtained in Matlab for this topology is shown in fig 7. and in fig 8. respectively.

International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2014





Fig 7. Output of the IBC with diode-capacitor multiplier Fig 8. Output voltage ripple of the IBC with DCM

The output voltage that was obtained with the IBC with switched capacitor and coupled inductor was 173V. The output waveform and the output voltage ripple waveform are represented in the fig 9. and fig 10. respectively.





Fig 9. Output of the IBC with switched capacitor and coupled inductor Fig 10. Output voltage ripple of IBC with switched capacitor and coupled inductor

Comparison between the three topologies based on the various parameters:

	Input Current Ripple (%)	Output Voltage Ripple (%)	Output Voltage	Gain (%)
Interleaved Boost Converter	1.475	3.175	95	0.4
With Diode-Capacitor multiplier	0.346	2.11	176	4.4
With switched capacitor and coupled inductor	0.315	0.521	173	4.325

Table 2. Comparison between the three topologies

Inferences :

The comparison of the three topologies have shown that though the output voltage ripple and input current ripple of the Diode-Capacitor multiplier is little higher compared to the other three topology, it is the optimum one and thus it is chosen for the battery charging application of PHEV.

F. Conclusion :

Various topologies of Voltage multiplier cells are simulated in the paper and comparison based on the various parameters are done. The IBC with the Diode-capacitor multiplier is proposed to be the best one to be used along with the rectifier for a PHEV with reduced input current and reduced output voltage ripple so that the size of the passive



International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2014

components like inductors and capacitors are reduced. A compact and efficient DC/DC converter thus can be developed.

ACKNOWLEDGEMENT

I am extremely thankful to Dr.R.Seyezhai, Associate Professor, EEEDepartment, my supervisor for providing me with her support, guidance and encouragement throughout the realization of this project.

I also thank Mr.Vigneshwaran of the CRF foundation for funding my project and supporting it financially.

REFERENCES

1. Masayoshi Hirota, Takeshi Baba, Xiaoguang Zheng, Kazuhiko Nii, Shingo Ohashi, Takeshi Ariyoshi and Hiroyuki Fujikawa, 'Development of New AC/DC Converter for PHEVs and EVs', Sei Technical Review · Number 73 · October 2011.
2. Juan de Santiago, Hans Bernhoff, Boel Ekergerd, Sandra Eriksson, Senad Ferhatovic, Rafael Waters, and Mats Leijon, 'Electrical Motor Drivelines in Commercial All Electric Vehicles: a Review', IEEE Transactions on Vehicular Technology, 2012
3. Burak Akin, 'Comparison of Conventional and Interleaved PFC Boost Converters for Fast and Efficient Charge of Li-ion Batteries Used in Electrical Cars', International Conference on Power and Energy Systems, Vol.13, 2012.
4. Wuhua Li, Yi Zhao, Yan Deng, and Xiangning He, 'Interleaved Converter With Voltage Multiplier Cell for High Step-Up and High Efficiency Conversion', IEEE Transactions on Power Electronics, Vol. 25, No. 9, September 2010
5. Weerachat Khadmun and Wanchai Subsingha, 'High Voltage Gain Interleaved DC Boost Converter application for Photovoltaic Generation System', ELSEVIER 10th Eco-Energy and Materials Science and Engineering, 2013
6. Luo-wei Zhou, Bin-xin Zhu, Quan-ming Luo, Si Chen, 'Interleaved non-isolated high step-up DC/DC converter based on the diode-capacitor multiplier', IET Power Electronics, Vol.7 Iss. 2 June 2013
7. Kuo-Ching Tseng and Chi-Chih Huang, 'High Step-Up High-Efficiency Interleaved Converter with Voltage Multiplier Module for Renewable Energy System', IEEE Transactions on Industrial Electronics, Vol. 61, No. 3, March 2014
8. Yi Zhao, Xin Xiang, Chushan Li, Yunjie Gu, Wuhua Li, Xiangning He, 'Single-Phase High Step-up Converter With Improved multiplier Cell Suitable for Half-Bridge-Based PV Inverter System', IEEE Transactions on Power Electronics, Vol. 29, No. 6, June 2014.
9. Wuhua Li, Weichen Li, Xin Xiang, Yihua Hu, Xiangning He, 'High Step-Up Interleaved Converter With Built-In transformer Voltage Multiplier Cells for Sustainable Energy Application', IEEE Transactions on Power Electronics, Vol.29, No. 6, June 2014
10. Murat Yilmaz and Philip T. Krein, 'Review of Battery Charger Topologies, Charging Power Levels, and Infrastructure for Plug-In Electric and Hybrid Vehicles', IEEE Transactions on Power Electronics, Vol. 28, No. 5, May 2013
11. Jae-Hyung Kim, Yong-Chae Jung, Su-Won Lee, Tae-Won Lee, and Chung-Yuen Wony, 'Power Loss Analysis of Interleaved Soft Switching Boost Converter for Single-Phase PV-PCS', Journal of Power Electronics, Vol. 10, No. 4, July 2010
12. Marcos Prudente, Luciano L. Pfitscher, Gustavo Emmendoerfer, Eduardo F. Romaneli, and Roger Gules, 'Voltage Multiplier Cells Applied to Non-Isolated DC-DC Converters', IEEE Transactions on Power Electronics, Vol. 23, No. 2, March 2008.
13. Ahmad Saudi Samosir, Taufiq, Abd Jaafar Shafie, Abdul Halim Mohd Yatim, 'Simulation and Implementation of Interleaved Boost DC-DC Converter for Fuel Cell Applications', International Journal of Power Electronics and Drive System (IJPEDS), Vol.1, No.2, December 2011.
14. Haoyu Wang, Serkan Dusmez, and Alireza Khaligh, 'Design Considerations for a Level-2 On-Board PEV Charger Based on Interleaved Boost PFC and LLC Resonant Converters', IEEE Transactions, 2013
15. Dr.K.Ravichandrudu, P.Suman Prasad Kumar, M.Sailaja, M.Meena, 'Power Factor Correction with Boost Rectifier', International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, Vol. 2, Issue 7, July 2013