

e-ISSN: 2320-9801 | p-ISSN: 2320-9798



INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN COMPUTER & COMMUNICATION ENGINEERING

Volume 11, Issue 9, September 2023

@ www.ijircce.com

INTERNATIONAL STANDARD SERIAL NUMBER INDIA

0

6381 907 438

9940 572 462

Impact Factor: 8.379

🖂 ijircce@gmail.com

e-ISSN: 2320-9801, p-ISSN: 2320-9798| www.ijircce.com | |Impact Factor: 8.379 || A Monthly Peer Reviewed & Referred Journal |



Volume 11, Issue 9, September 2023

| DOI: 10.15680/IJIRCCE.2023.1109016 |

Performance Analysis of Low Power DDR3 SDRAM Memory Control Unit

¹G. Shalini , ²Chandrahas Sahu

^{1,2}Department of Electronics and Telecommunication Engineering, Shri Shankaracharya Technical Campus, Bhilai,

Durg, Chhattisgarh, India

ABSTRACT: Memory controllers are digital circuits that control data transport to and from the main memory unit. Due to its high speed and pipelined architecture, Double Data Rate Synchronous Dynamic Random-Access Memory (DDR SDRAM) is employed in computer architectures. DDR SDRAM is an improvement over regular SDRAM. It allows data flow on both clock cycle edges, increasing the data throughput of memory devices. The proposed study focuses on the implementation of a low-power DDR SDRAM controller with high speed. The clock gating technique is used to reduce power. The suggested DDR SDRAM controller's performance is assessed at 133MHz clock frequency, burst length of 8, 128-bit data interchange at both clock cycle edges, and read Column Address Strobe (CAS) latency 2. Thus, the total power reduction attained with the suggested methodology is 2.502%, which is greater than the power reduction reported in earlier work [13] with a single power reduction technique. The suggested design is modelled in VHDL, and simulation and synthesis are performed with the Xilinx tool.

KEYWORDS: Double Data Rate, Synchronous Dynamic Random-Access Memory, Power Reduction, Clock gating, Verilog/VHDL.

I. INTRODUCTION

The two primary issues in the design of any electronic equipment are high operation speed and low power consumption. In modern computer systems, processors-I/Os access data using one or more memory controllers. Memory controllers are digital circuits that control the flow of data to and from main memory. Memory controllers, in particular, are designed to handle read and write operations on Dynamic Random-Access Memory (DRAM), as well as refresh logic, which is performed on a regular basis to keep data on DRAM.

DRAM operates in an asynchronous mode, meaning it responds only when the control input changes. They are only capable of handling one request at a time [5]. SDRAM (Synchronous Dynamic Random-Access Memory) operates at a quicker rate than DRAM. It can run more effectively because it is synchronized with the processor's clock. SDRAM's internal pipelined architecture is responsible for its fast operating speed. The phrase pipeline architecture refers to the technique through which SDRAM accepts new instructions before the preceding one has completed processing [6]. This internal pipelined architecture adheres to the 2n rule of prefetch architecture, and space is reserved for the column address, which must be changed every clock cycle for high speed operation and total random access [8].

DDR SDRAM is an upgraded version of standard SDRAM. It enables data flow on both clock cycle edges, increasing the memory device's data speed. DDR SDRAM operates using differential clock signals: CLK and CLK', as well as a data probe signal (DQS) for burst mode data transfer [1][2]. At the positive edge of CLK, all commands (address and control signals) are issued. DQS is a strobe signal utilized by the memory controller and DDR SDRAM during write and read operations. Both the input and output signals, as well as the clock signal CLK, are referenced at the DQS edges. DDR SDRAM read/write operations use a burst mode method, which allows data to be accessed from several locations. Data access begins with the ACTIVE command, which is followed by the READ or WRITE command. DDR SDRAM has four banks, each with a number of rows. Rows of this type are separated into columns, with each column having 64 bits of data. The size and internal organization of DDR SDRAM are determined by the number of rows and columns [1].

e-ISSN: 2320-9801, p-ISSN: 2320-9798| www.ijircce.com | |Impact Factor: 8.379 || A Monthly Peer Reviewed & Referred Journal |

|| Volume 11, Issue 9, September 2023 ||

| DOI: 10.15680/IJIRCCE.2023.1109016 |

Higher transfer speeds are feasible with DDR SDRAM interface compared to single data rate (SDR) SDRAM because the data and clock signals are timed precisely. To achieve the needed timing accuracy, strategies such as phase-locked loop (PLL) and self-calibration must be utilized during implementation[3][4]. To reduce the clock frequency, the interface allows data to be transferred on both the rising and falling edges of the clock cycle. The main advantage of utilizing a lower frequency is that it reduces the signal integrity requirements on the circuit board when connecting memory to the controller [1].

II. METHODOLOGY

DDR SDRAM Interface is made up of two parts: DDR SDRAM Controller and DDR SDRAM. Signals from the user interface (Bus Master) are fed into the controller, and the controller's output is fed into the DDR SDRAM. Figure 1 depicts the DDR SDRAM interface block diagram.



Fig. 1 Block Diagram of DDR SDRAM

The architectural model of a DDR SDRAM module has many blocks for initialization and issuing read/write commands. In previous efforts, Delay Locked Loop (DLL) was employed to create clock [4][2]. In this work, Phase Locked Loops (PLL) were used because they provide frequency multiplication, allowing slower or faster clock trains to be generated from the system clock, whereas DLL does not provide frequency multiplication and instead uses adjustable delay lines to align the output clock pulse with the reference clock pulse [14]. In order to synchronize with the user interface clock, frequency must be multiplied. Thus, clk is used to synchronize the system clock with the user interface clock, while clk2x is used to transport data during read/write operations.

The architecture of DDR SDRAM is shown in Fig. 2. It consists of the following modules-

- Main Control Module
- Signal Generation Module
- Data Path Module
- PLL block

e-ISSN: 2320-9801, p-ISSN: 2320-9798| www.ijircce.com | |Impact Factor: 8.379 || A Monthly Peer Reviewed & Referred Journal |



|| Volume 11, Issue 9, September 2023 ||

| DOI: 10.15680/IJIRCCE.2023.1109016 |



Fig. 2 Architecture of DDR SDRAM Controller

DDR SDRAM operates at fast speeds thanks to the DDR architecture. In the case of DDRAM, a 2n prefetch architecture is utilized, which allows two data bits to be obtained for one clock pulse at the input/output pins for a single read or write operation.

The main control module is in charge of initializing the memory controller by sending initialization and command signals. The istate and cstate signals are the initialization and command signals created by the two finite state machines' system interface control signals. The signal generation module generates address and command signals depending on istate and cstate. The PLL block is in charge of providing clock signals to all DDR SDRAM submodules. Data route module performs read and write operations between bus master and DDR SDRAM.

A. Main Control Module:

DDR SDRAM Controller requires initialization parameters to function. Two finite state machines are included in the primary control module to provide initialization and command signals to the memory controller. Access to memory will be granted after two finite state machines send signals. The submodules of the primary control module are as follows.

- Initialization_FSM
- Command_FSM
- Counter module

Initialization_FSM: Initialization_FSM uses a series of operations to initialize DDR for regular memory access. Initialization_FSM is a mealy state machine, which means that data is sent at the positive (or negative) edge of the clock cycle, and outputs are sampled only on the active clock edge. The operation of a state machine begins when the reset signal becomes low. Figure 3 depicts Initialization_FSM.

e-ISSN: 2320-9801, p-ISSN: 2320-9798| www.ijircce.com | |Impact Factor: 8.379 || A Monthly Peer Reviewed & Referred Journal |

|| Volume 11, Issue 9, September 2023 ||

| DOI: 10.15680/IJIRCCE.2023.1109016 |



Fig.3 Initialization_FSM

When the reset signal is set to logic low, the finite state machine, regardless of its current state, enters the i_IDLE state. The system remains idle in the i_IDLE state and does not conduct any operations.

The controller waits for the clock to stabilize for a period of time. The clock stabilization period in our situation is around 200us. When the clock signal stabilizes, the reset signal rises from its low condition. The presence of an active high on sys_dly_200us shows that the clock has been stabilized. Following this, the initialization of the finite state machine begins. The Initialization_FSM transitions from i_IDLE to i_NOP. The i_NOP (No Operation) state is introduced to prevent undesired commands from being registered during the i_IDLE or wait phases. It has no effect on any ongoing operations. FSM switches from i_NOP to i_PRE on the next clock cycle. PRECHARGE command is created in the i_PRE state and applied to all banks in the device. Depending on the situation that triggers the particular bank, this command can open the row in all banks or disable the row of bank. After generating PRECHARGE orders, the finite state machine proceeds to the next stage, which involves generating two AUTO REFRESH commands to refresh the SDDRAM memory. The AUTO REFRESH instruction is issued whenever a refresh is required. To execute the AUTO REFRESH command, all banks must be idle. Commands for refreshing are issued twice. Once the memory has been refreshed, the FSM proceeds to the next state, i_MRS state [2].

The LOAD MODE REGISTER instruction is delivered in the i_MRS state to setup the SDDRAM controller for operation. This, like the AUTO REFRESH command, will be applied to all banks when they are idle and will wait until tMRD meets the subsequent executable command to be sent. After finishing the i_tMRD delay, Initialization_FSM advances to the next stage, i_ready. Memory access operations commence at this point. To signify that initialization is complete, the signal sys_INIT_DONE is set to high.

1. Command_FSM: Command_FSM is in charge of read/write operations. The logic levels on sys_R_wn indicate read/write operations: logic high indicates a read operation, logic low indicates a write operation. Figure 4 depicts the Command_FSM.

During a read operation, the state machine transitions from c_reada to c_cl after a specified interval. Following this stage, the machine transitions to c_rdata to transmit data from SDRAM to the bus master. When the data transfer is complete, the state machine returns to c_idle. During write operations, the FSM transitions from c_writea to c_wdata to transfer data from the bus master to SDRAM and then returns to c_idle [4].

2. Counter: For consecutive Read or Write operations, this counter is included. In the case of consecutive Read/Write operations, the burst count number determines when the next Write or Read instruction is given. DDR controllers provide high performance memory for systems that require access to an external device with the fastest throughput and lowest latency achievable.

e-ISSN: 2320-9801, p-ISSN: 2320-9798| www.ijircce.com | |Impact Factor: 8.379 || A Monthly Peer Reviewed & Referred Journal |



Volume 11, Issue 9, September 2023

| DOI: 10.15680/IJIRCCE.2023.1109016 |



Fig.4 Command_FSM

B. Signal generation Module: This module generates command signals to the DDR SDRAM. Fig. 5 indicates the signal generation module.



Fig. 5 Signal Generation Module

Signal ddr_ad is for selecting the address, ddr_csn and ddr_ras are for selecting particular row and column address. These signals are managed by the value of istate and cstate from the main control module.

C. Data Path Module: Data path module is responsible for transmitting the data to the memory. The main functionality of data path module is storing the write data and evaluating the values for read data path. Data transfer between DDR SDRAM and user interface takes place at both the positive edge and negative edge of the clock signal. Because of this reason there is timing requirement for generating and sampling the write data and read data respectively.

e-ISSN: 2320-9801, p-ISSN: 2320-9798| www.ijircce.com | |Impact Factor: 8.379 || A Monthly Peer Reviewed & Referred Journal |



Volume 11, Issue 9, September 2023

| DOI: 10.15680/IJIRCCE.2023.1109016 |



Fig. 6 Data Path Module

D. PLL Block: Phase locked loop block is required in design to generate clk (133MHz) and clk2x (266MHz). PLL is also responsible for generating the ddr_clk and ddr_clkn. The reason for including clk2x from PLL is to manage the read/write datapath delay.

III. POWER REDUCTION TECHNIQUE:

Clock gating is a power reduction technique used in synchronous circuits to reduce dynamic power. Low toggling rate significantly minimizes dynamic power usage. To eliminate wasteful switching activities, clock gating selectively disables the clock to specific blocks of design. Clock gating approaches include gate-based clock gating, latch-based clock gating, flipflop-based clock gating, and adaptive clock gating. Adaptive clock gating is thought to be more effective than previous strategies since it overcomes drawbacks such as glitch recurrence and huge area usage. In our architecture, adaptive clock gating is used in the PLL block, which feeds clock to all of the DDR SDRAM controller's other blocks.



Fig. 7 Gated clock circuit for PLL

The gated clock signal is generated by XOR and flipflop in the adaptive clock gating technique, as shown in Fig. 7. The enable signal of the controller is fed into the flipflop. When the enable signal changes, i.e., when the present input and present output change, the gated_clk value changes to 1. This gated_clk signal is fed into the PLL block, which generates the ddr_clk and ddr_clkn signals. The use of this technology in design reduces dynamic power usage.

IV. RESULTS

To reduce power consumption, the DDR SDRAM Controller employs clock gating. Table.1 compares the power consumption of DDR SDRAM controllers designed with and without clock gating. When compared to a DDR SDRAM implementation without clock gating, the version with clock gating results in lower dynamic, signal, logic, and I/O power levels.

e-ISSN: 2320-9801, p-ISSN: 2320-9798| www.ijircce.com | |Impact Factor: 8.379 || A Monthly Peer Reviewed & Referred Journal |

|| Volume 11, Issue 9, September 2023 ||

| DOI: 10.15680/IJIRCCE.2023.1109016 |

	Dynamic Power(W)	Signals (W)	Logic (W)	I/O (W)	Total Power(W)	Total Power reduction in
Without Clock gating	21.731	4.785	3.313	14.632	44.551	-
With Clock gating	21.714	4.779	2.310	14.625	43.428	2.5207%

Table. 1 Comparison table for power consumption with and without clock gating design

Thus, using the proposed methodology, it is conceivable to reduce power by more than the amount reduced in earlier work. Table 2 shows the utilization data, which shows that DDR SDRAM implemented with clock gating consumes less LUTs, registers, and bonded IOBs..

	Slice LUTs (134600)	Slice Registers (256241)	Bonded IOB (500)
Without clock gating	864	1347	368
With clock gating	874	1345	355

Table. 2 Utilization Report comparison with and without clock gating design

Simulation result of DDR SDRAM Controller during read operation is shown in Fig. 8. Simulation waveform of DDR SDRAM Controller during write operation is shown in Fig.9 These simulation results are obtained from Xilinx simulator.

				161.098 ns						
Name	Value	10 ns		200 25		400 ms		1600 MB	800 115	
18 clk	0	<u>n na na na na n</u>			tititi	וווווווווו	rininin		<u>n n n n n n n n n n</u>	
14 reset	0									
🐸 rasb	1									
U casb	0									
🐫 web	1									
14 csb	1									
🕌 ddr_clik	1									
🐫 ddr_clikb	0									
Valid	0									
🐏 en_tb	0									
> 😻 addr[21:0]	300000X	300	2000	X		183746				
> 😻 data[127:0]	20000000	87665439876543458768965793246895								
> 😻 cmd[7:0]	XXX	01 X 00								
> 😻 dq[63:0]	21111111						222222222222222			
lå dqs	z									
> 😻 dq_reg(63:0)	00000000	00000000000								
🕌 dqs_reg	0									
> 👽 ad[11:0]	4000	000		4000	446 X	837	X	446		
> 🐭 ba[1:0]	×									
> V o_usr_data(127_	0000000	000000000000000000000000000000000000000								
U ddr_dq_en	0									
14 ddr_dqs_en	0									
> S CLK_PERIOD[3_	00000014 00000014									
		·								

Fig. 8 Simulation waveform of controller during read operation.

e-ISSN: 2320-9801, p-ISSN: 2320-9798 www.ijircce.com | |Impact Factor: 8.379 || A Monthly Peer Reviewed & Referred Journal |

|| Volume 11, Issue 9, September 2023 ||

| DOI: 10.15680/IJIRCCE.2023.1109016 |



Fig. 9 Simulation waveforms of controller during write operation.

V. CONCLUSION

The proposed DDR SDRAM controller can be used for real time applications. It is implemented for operating frequency of 144 MHz.Phase Locked Loop (PLL) has been used instead of Delay Locked Loop (DLL) to achieve frequency multiplication clkx and clk2x, where clkx is used for synchronizing system clock with user interface clock and clk2x is used for transferring of data during read/write operations. Using PLL in design also has advantage of generating faster frequency multiplication thus achieving the high speed. Power reduction technique clock gating has been used in design to achieve reduction in dynamic power consumption. The proposed design is modelled using Verilog HDL, simulated and synthesized using Xilinx tool.

REFERENCES

- [1] Weiwei Shan, Liang Wan, Xinning Liu, Xinchao Shang, Wentao Dai, Shuai Shao,Jun Yang and Longxing Shi, "A Low Overhead, Within-a-Cycle Adaptive Clock Stretching Circuit With Wide Operating Range in 40-nm CMOS" IEEE Transactions On Circuits And Systems—ii: Express Briefs, Vol. 65, No. 11, November 2018.
- [2] Shreya Maolanker, Swapnil Borpe, Bhagyashree Kalmegh, Nikhil Parkhi, Saurabh Giratkar, "Implementation Of Adaptive Clock Gating Technique For Low Power Circuits: A Review", International Journal of Electrical, Electronics and Data Communication, ISSN: 2320-2084 Volume-2, Issue-5, May-2014
- [3] Veena H K, Dr.A H Masthan Ali, "design and Implementation of High Speed DDR SDRAM Controller on FPGA", International Journal of Engineering Research & Technology, ISSN: 2278-0181, Vol. 4 Issue 07, July-2015.
- [4] SDR SDRAM Controller white paper, Lattice Semiconductor Corporation, Reference Design: RD1010, April 2011.
- [5] DDR SDRAM Controller white paper, Lattice Semiconductor Corporation, Reference Design: RD1020, April 2004.
- [6] P.Anup, R Raman Reddy, " A Low Power DDR SDRAM Controller Design", International Journal of Computer Science and Information Technologies, Vol. 3(3), 2012.
- [7] Toshio Sunaga, Yutaka Nakamura, Manabu Ichinose, Atsushi Moriwaki, Shigeo Kakimi and Naoko Kat, "A Full Bit Prefetch Architecture for SvnchronousDRAM's", IEEE Journal of Solid-State Circuits, Vol. 30, No. 9, September 1995
- [8] Mandavi Katare, Ankit Chouhan, " A Reviwe Article of SDRAM Design with Necessory Criteria of DDR Controller", International Journal of Engineering Sciences & Research Technology, ISSN: 2277-9655, June 2017.
- [9] Double Data Rate SDRAM: fast performance at an economical price, white paper by HP invent.
- [10] J. Shtargot, "Design Guidelines for High-Performance, Multichannel, Simultaneous Sampling ADCs in Data-Acquisition Systems", Maxim semiconductors
- [11] Z. Peyton Peebles, Jr. "Digital Communication Systems," PrenticeHall, INC.
- [12] Shmuel Wimer and Israel Koren, "The Optimal Fan-Out of Clock Network for Power Minimization by Adaptive Gating" IEEE Transactions On Very Large Scale Integration (Vlsi) Systems, Vol. 20, No. 10,

e-ISSN: 2320-9801, p-ISSN: 2320-9798| www.ijircce.com | |Impact Factor: 8.379 || A Monthly Peer Reviewed & Referred Journal |

|| Volume 11, Issue 9, September 2023 ||

| DOI: 10.15680/IJIRCCE.2023.1109016 |

October 2012.

- [13] K.Sudhakar, T.Selvakumar, T.Jayasingh, "Design and implementation of adaptive clock gating technique with double edge triggered flip flops", IEEE Sponsored 2nd International Conference on Innovations in Information Embedded and Communication Systems ICIIECS'1R.
- [14] Endri Bezati, Simone Casale-Brunet, Marco Mattavelli, and Jorn W. Janneck," Clock-Gating of Streaming Applications for Energy Efficient Implementations on FPGAs" IEEE Transactions On Computer-aided Design Of Integrated Circuits And Systems, Vol. 36, No. 4, April 2017
- [15] P. Anup, R.Raman Reddy, "Low Power DDR SDRAM Controller", International Journal of Computer Science and Information Technologies, Vol. 3(3), 2012.
- [16] Weiwei Shan, Liang Wan, Xinning Liu, Xinchao Shang, Wentao Dai, Shuai Shao, Jun Yang and Longxing Shi, "A Low Overhead, Within-a-Cycle Adaptive Clock Stretching Circuit With Wide Operating Range in 40nm CMOS" IEEE Transactions On Circuits And Systems—ii: Express Briefs, Vol. 65, No. 11, November 2018.
- [17] Shreya Maolanker, Swapnil Borpe, Bhagyashree Kalmegh, Nikhil Parkhi, Saurabh Giratkar, "Implementation Of Adaptive Clock Gating Technique For Low Power Circuits: A Review", International Journal of Electrical, Electronics and Data Communication, ISSN: 2320-2084 Volume-2, Issue-5, May-2014
- [18] Minh Huan "The Merged Clock Gating Architecture for Low Power Digital Clock Application On FPGA" 2018 International Conference on Advanced Technologies for Communications.
- [19] Remco C. H. van de Beek, Eric A. M. Klumperink, Cicero S. Vaucher and Bram Nauta, "Low-Jitter Clock Multiplication: A Comparison Between PLLs and DLLs", IEEE Transactions on Circuits and Systems—Ii: Analog And Digital Signal Processing, vol. 49, no. 8, august 2002
- [20] Samir palnitkar "Verilog HDL A guide to digital design and synthesis 2nd Edition."

BIOGRAPHY



G Shalini is currently pursuing M.Tech in VLSI Design from Shri Shankaracharya Technical campus, Bhilai. She received her B.E. degree in department of Electronics and communication from Bhilai Institute of Technology, Durg in 2018. Area of interests are VLSI design, Microcontroller and Digital Electronics.



Chandrahas Sahu is working as an Assistant Professor in the Department of Electronics and Telecommunication Engineering, Shri Shankaracharya Institute of Engineering and Technology, Bhilai, India since 2006. He received his M. Tech degree from Shri Shankaracharya Institute of Engineering and Technology, India. He received his B. E degree in the Department of Electronics and Telecommunication Engineering from Rungta College of Engineering & Technology, Bhilai in 2005.

His research interests include Neural Networks, VLSI Design and Machine Learning











INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN COMPUTER & COMMUNICATION ENGINEERING

🚺 9940 572 462 应 6381 907 438 🖂 ijircce@gmail.com



www.ijircce.com