# International Journal of Innovative Research in Computer and Communication Engineering 

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 10, October 2015

# An Efficient Implementation of Area Reduced S-MB Fused Add-Multiply Operator 

Revathy S Kumar ${ }^{1}$, Subin Suresh ${ }^{2}$<br>PG Student [Applied Electronics], Dept. of ECE, Ilahia College of Engineering, Muvattupuzha, Kerala, India ${ }^{1}$<br>Assistant professor, Dept. of ECE, Ilahia College of Engineering, Muvattupuzha, Kerala, India ${ }^{2}$


#### Abstract

Electronic circuits comprises of complex arithmetic units, one such field is DSP applications. Multiplier is the base of any arithmetic circuits. A system performance is generally determined by the performance of the multiplier. Recent research activities in the field of arithmetic optimization combining operation which share date lead to significant performance improvement. The proposed optimized design of Add Multiply operator is based on the fusion of the adder and MB encoding unit into a single datapath block. For the design of Fused Add Multiply (FAM) unit different recoding techniques are introduced(SMB1,SMB2,SMB3) for the odd and even bit width of input. These techniques are used to implement direct recoding of sum of two numbers in the Modified Booth Form. Modified Booth Form are mainly used in multiplier, it reduce the number of partial products into half. By comparing the proposed recoding techniques with existing one, the proposed system yields considerable reduction in terms of area. The proposed FAM unit is coded in Verilog, simulated and synthesized using Xilinx tool.


KEYWORDS: Modified Booth Recoding ,Adder, Multiplier.

## I.INTRODUCTION

Multiplier are the basic elements of an arithmetic unit. One such field is digital signal processing application such as fast fourier transform, filtering, convolution etc. Thus multiplier optimization in terms of area and speed is a major concern for digital designs. A system performance is generally determined by the performance of the multiplier because the multiplier is generally the slowest element in all system and also it is occupying more area consuming. Recent research activities in the field of arithmetic optimization shown that the design of arithmetic components combining operation which share data lead to significant performance improvement [1],[2],[3]. Based on the observation Multiply- Accumulator (MAC) [4-6] and Multiply- Add (MAD) units where introduced. Except the MAC/MAD operations, many DSP applications are based on Add- Multiply (AM) operations. The straight forward architecture of AM unit by first allocating an adder then driving its output to the input of a multiplier. An optimized design of the AM operator is based on the fusion of the adder and the Modified Booth encoding unit into a single data path block. The FAM component contain only one adder. As a result significant area saving is observed and the critical path delay of the recoding process is reduced. To optimize the design of AM operator, the direct recoding of the sum of two numbers in its Modified Booth (MB) form are introduced [7],[8],[9],[10]. The direct recoding of the sum of two numbers in its MB form gives an efficient implementation of the fused Add Multiply operator.

## II.RELATED WORK

Recent studies shows that the design of arithmetic components combining operations which share data, can lead to the better performance improvement. Based on the results that an addition can often be subsequent to a multiplication, which is used in the Multiply-Accumulator (MAC) and Multiply-Add (MAD) units were leading to the more efficient implementations of DSP algorithms compared to the conventional ones, which use only primitive resources. Several architectures have been introduced to optimize the performance of the MAC operation in terms of area occupation, critical path delay or power consumption. The MAC components increase the flexibility of DSP data path synthesis, as a large set of arithmetic operations can be efficiently mapped onto them. Apart from the MAC/MAD operations, many DSP applications are based on Add-Multiply (AM) operations. The simplest design of the AM unit, by first allocating

# International Journal of Innovative Research in Computer and Communication Engineering 

## (An ISO 3297: 2007 Certified Organization)

## Vol. 3, Issue 10, October 2015

an adder and then driving its output to the input of a multiplier, increases significantly both area and critical path delay of the circuit.

## III. FUSED ADD MULTIPLY OPERATOR

An optimized design of an Add Multiply operator is based on the fusion of the adder and the MB encoding unit into a single data path block, by direct recoding of the sum to its MB representation. The direct recoding of the sum of two numbers in its MB form leads to more efficient implementation of the Fused Add Multiply (FAM). Unit compared to the conventional one. In this work, we present three new technique for direct recoding of sum of two numbers in the MB representation.

1. SMB 1
2. SMB 2
3. SMB 3

Fig 1.represents the fused design of AM operator


Fig 1:Fused Add Multiply Operator
In conventional design of the AM operator requires that its input $\mathrm{A} \& \mathrm{~B}$ are first driven into an adder then the input X and sum Y is driven to a multiplier to get the output. The drawback of using an adder is that it inserts significant increase in both area \& critical path delay of the circuit. The conventional design of AM operator is shown in fig 2.

# International Journal of Innovative Research in Computer and Communication Engineering 

## (An ISO 3297: 2007 Certified Organization)

## Vol. 3, Issue 10, October 2015



Fig 2:Conventional Design

## III. MODIFIED BOOTH RECODER

Modified Booth (MB) is a prevalent form used in multiplication. It is a redundant signed digit radix-4 encoding technique. Its main advantage is that it reduces the number of partial products by half in multiplication comparing to radix-2 representation.

Let us consider the multiplication of two numbers $\mathrm{X} \& \mathrm{Y}$ with each number consisting of $\mathrm{n}=2 \mathrm{~K}$ bits. The multiplicand Y can be represented in MB form as:
$Y_{j}{ }^{M B}=2 Y_{2 j+1}+Y_{2 j}+Y_{2 j-1}$
Digits $\mathrm{Y}_{\mathrm{j}}^{\mathrm{MB}} \sum\{-2,-1,0,+1,+2\}, 0 \leq \mathrm{j} \leq \mathrm{k}-1$, correspond to the three consecutive bits $\mathrm{Y}_{2 j+1}, \mathrm{Y}_{2 \mathrm{j}} \& \mathrm{Y}_{2 \mathrm{j}-1}$ with one bitoverlapped and considering that $\mathrm{Y}-1=0$. Table 1 shows the Modified Booth encoding table. Each digit is represented by three bits named $S$, ONE , TWO. The sign bit $S$ shows If the digit is negative ( $\mathrm{S}=1$ ) or positive ( $\mathrm{S}=0$ ). Signal ONE shows if the absolute value of a digit is equal to $1(O N E=1)$ or not (ONE=0). Signal TWO shows if the absolute value of a digit is equal to $2(\mathrm{TWO}=1)$ or not $(\mathrm{TWO}=0)$. Using these three bits we calculate the MB digits $\mathrm{Y}_{\mathrm{j}}{ }^{\mathrm{MB}}$ by the following relation:
$\mathrm{Y}_{\mathrm{j}}^{\mathrm{MB}}=(-1)^{\mathrm{sj}}\left[\right.$ one $\left._{\mathrm{j}}+\mathrm{two}_{\mathrm{j}}\right]$
TABLE 1 Modified Booth Encoding Table

| Binary |  |  | $\mathbf{y}^{\text {a/B }}$ | MB Encoding |  |  | $\begin{gathered} \text { Input Carry } \\ c_{\text {in. }}, \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $y_{2 j+1}$ | $y_{2 f}$ | $y_{2 j-1}$ |  | sign $=s_{f}$ | $\times 1=\mathrm{one}_{j}$ | $\times 2=t w o_{j}$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | +1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | +1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | +2 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | -2 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | -1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | -1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |

# International Journal of Innovative Research in Computer and Communication Engineering 

## (An ISO 3297: 2007 Certified Organization)

## Vol. 3, Issue 10, October 2015

## IV. FAM IMPLEMENTATION

The proposed system fuses the adder unit with multiplier to implement $\mathrm{Z}=\mathrm{X}(\mathrm{A}+\mathrm{B})$ operation which uses the MB encoding technique [11],[12],[13]. Where A and B are the inputs of the adder, whose output Y is driven as an input to the multiplier along with another input X as shown in fig 1 .

In optimized AM operator design the adder unit is fused with MB encoding unit to form a single datapath unit. Three new techniques has been introduced to implement this FAM unit. In all techniques separate designs are implemented for an even and odd number of input bits. Three techniques are-

## A) SMB1 Technique:

This technique uses two full adders to implement the design for odd and even width of bits stream. For the even number of bits two FAs are used as FA , a conventional full adder and FA* whose output value is given as:

FA* $=-2 \mathrm{co}+\mathrm{s}=\mathrm{p}-\mathrm{q}+\mathrm{ci}$.


Fig 3: SMB1 Technique For Even Bit Width
For odd bit-width an additional FA** is used at the endwhose output value is
$\mathrm{FA}^{*} *=-2 \mathrm{co}+\mathrm{s}=-\mathrm{p}-\mathrm{q}+\mathrm{ci}$.


Fig 4:SMB1 Technique For Odd Bit Width

## B) SMB2 Technique:

In this technique, for even bit-width a conventional full adder along with two half adders with the output value
$H A *=-2 c+s=-p-q$
are used whereas for odd width of bits an additional fulladder as $\mathrm{FA}^{* *}$ has been used at the end.

# International Journal of Innovative Research in Computer and Communication Engineering 

## (An ISO 3297: 2007 Certified Organization)

## Vol. 3, Issue 10, October 2015



Fig5:SMB2 Technique for (a)Even (b)Odd Number Of Bits

## C) SMB3 Technique:

Here in this proposed scheme for even bit-width of input numbers a conventional full adder along with three different half adders has been used where the half adders are conventional HA,HA* and HA**.HA** output value is

$$
\mathrm{HA}^{*} *=2 \mathrm{c}-\mathrm{s}=-\mathrm{p}+\mathrm{q} .
$$

The odd bit-width input uses a conventional FA,HA andHA* along with and additional FA** at the end of the recoding scheme.


Fig 6: SMB3 Technique For (a)Even (b)Odd Number Of Bits

The output of the Sum-MB recoder, is the direct recoding of sum of two numbers in its MB representation. By using this gate level circuit (fig 7) MB encoding signals are generated that is, $S_{j}, O N E_{j}, T W O_{j}$. Then the Booth decoder generates the partial products using the encoded signal and other input X. The partial product reduction is carried out by using Wallace Tree algorithm. It is structured by using halfadders, fulladders and exact compressors. The Wallace Tree computes the last two rows by adding the generated partial products. The last two rows are added to generate the final multiplication results, using the ripple carry addition.

## International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

## Vol. 3, Issue 10, October 2015



Fig7:Gate Level Implementation For MB Encoding Signals


Fig8: Booth Decoders

## Exact Compressor:

A 4-2 compressor consists of five inputs and three outputs. It is called compressor, since it compress four partial products into two. This can be implemented with two stages of full adders (FA) connected in series as shown in Fig. 9


Fig9: Compressor

## V. RESULT

We evaluate the effectiveness of our architecturethrough architectural simulation. Model sim is used forsimulation and Xilinx is used for evaluating the delay, and area for the existing and proposed architecture.

# International Journal of Innovative Research in Computer and Communication Engineering 

## (An ISO 3297: 2007 Certified Organization)

## Vol. 3, Issue 10, October 2015

Fig 10: Shows the simulation result for SMB1, even number of input bits. In this paper We Consider 8 bit input A,B,X.


Fig 10:FAM SMB1 even bit width output
Fig 11: Shows the simulation result for SMB2, even number of input bits. In this paper We Consider 8 bit input A,B,X.


Fig 11:FAM SMB2 even bit width output
Fig 12: Shows the simulation result for SMB3, even number of input bits. In this paper We Consider 8 bit input A,B,X.


Fig 12:FAM SMB3 even bit width output
Fig 13: Shows the simulation result for SMB1, odd number of input bits. In this paper We Consider 9 bit input $\mathrm{A}, \mathrm{B}, \mathrm{X}$.


Fig 13:FAM SMB1 odd bit width output

# International Journal of Innovative Research in Computer and Communication Engineering 

## (An ISO 3297: 2007 Certified Organization)

## Vol. 3, Issue 10, October 2015

Fig 14: Shows the simulation result for SMB2, odd number of input bits. In this paper We Consider 9 bit input $\mathrm{A}, \mathrm{B}, \mathrm{X}$.


Fig 14:FAM SMB2 odd bit width output
Fig 15: Shows the simulation result for SMB 3 , odd number of input bits. In this paper We Consider 9 bit input $\mathrm{A}, \mathrm{B}, \mathrm{X}$.


Fig 15:FAM SMB3 odd bit width output

TABLE 2: Comparison Of Existing And Designed FAM

|  | Conventional |  |  | Existing |  | Proposed |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  | Even | Odd | Even | Odd | Even | Odd |  |
| Area(Out of <br> 1728 slices) | 100 | 110 | 99 | 117 | 94 | 111 |  |
| Delay <br> (in ns) | 53.0 | 55.1 | 47.5 | 49.9 | 51.9 | 47.9 |  |

## VI.CONCLUSION

This paper focus on optimizing the design of the Fused-Add Multiply operator. Proposed system is based on the fusion of the adder and MB encoding unit into a single datapath block. Three different recoding techniques are introduced (SMB1,SMB2,SMB3). The techniques has been designed for the odd and even bit width of the input numbers. Thecomparison with the existing Modified Booth technique has shown an effective optimization in terms of area.

## References

[^0]
# International Journal of Innovative Research in Computer and Communication Engineering 

(An ISO 3297: 2007 Certified Organization)

## Vol. 3, Issue 10, October 2015

[^1]
[^0]:    [1] Kostas Tsoumanis, Sotiris Xydis, Nikos Moschopoulos, Kiamal Pekmestzi, "An Optimized Modified Booth Recoder For Efficient Design Of The Add-Multiply Operator",IEEE Transactions On Circuits And Systemsi: Regular Papers, Vol. 61, No. 4, April 2014.
    [2] A. Amaricai, M. Vladutiu, and O. Boncalo, "Design issues and implementations for floating-point divide-add fused," IEEE Trans. CircuitsSyst. II-Exp. Briefs, vol. 57, no. 4, pp. 295-299, Apr. 2010.
    [3] E. E. Swartzlander and H. H. M. Saleh, "FFT implementation with fused floating-point operations," IEEE Trans. Comput., vol. 61, no. 2, pp. 284-288, Feb. 2012.

[^1]:    [4] O. Kwon, K. Nowka, and E. E. Swartzlander, "A 16-bit by 16-bitMAC design using fast 5: 3 compressor cells," J. VLSI Signal Process. Syst., vol. 31, no. 2, pp. 77-89, Jun. 2002.
    [5] L.-H. Chen, O. T.-C. Chen, T.-Y.Wang, and Y.-C. Ma, "A multiplication-
    accumulation computation unit with optimized compressors and minimized switching activities," in Proc. IEEE Int, Symp. Circuits andSyst., Kobe, Japan, 2005, vol. 6, pp. 6118-6121.
    [6] Y.-H. Seo and D.-W. Kim, "A new VLSI architecture of parallel multiplier-accumulator based on Radix-2 modified Booth algorithm," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 2, pp. 201-208, Feb. 2010.
    [7] Wen-Chang Yeh and Chein-Wei Jen, "High-Speed Booth Encoded Parallel Multiplier Design" IEEE TRANSACTIONS ON COMPUTERS, VOL. 49, NO. 7, JULY 2000.
    [8] O. L. Macsorley, "High-speed arithmetic in binary computers," Proc. IRE, vol. 49, no. 1, pp. 67-91, Jan. 1961.
    [9] R. Zimmermann and D. Q. Tran, "Optimized synthesis of sum-of-products," in Proc. Asilomar Conf. Signals, Syst. Comput., Pacific Grove, Washington, DC, 2003, pp. 867-872.
    [10] M. Daumas and D. W. Matula, "A Booth multiplier accepting both a redundant or a non redundant input with no additional delay," in Proc. IEEE Int. Conf. on Application-Specific Syst., Architectures, and Processors,
    2000, pp. 205-214.
    [11] C. N. Lyu and D. W. Matula, "Redundant binary Booth recoding," in Proc. 12th Symp. Comput. Arithmetic, 1995, pp. 50-57.
    [12] J. D. Bruguera and T. Lang, "Implementation of the FFT butterfly with redundant arithmetic," IEEE Trans. Circuits Syst. Il, Analog Digit.Signal Process., vol. 43, no. 10, pp. 717-723, Oct. 1996
    [13] W.-C. Yeh, "Arithmetic Module Design and its Application to FFT," Ph.D. dissertation, Dept. Electron. Eng., National Chiao-Tung University, ,Chiao-Tung, 2001.

