



ISSN(Online): 2320-9801
ISSN (Print): 2320-9798

International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 11, November 2016

Review: Utilization of Multicore System for Security Framework

Diksha Aher, Vidya Bhakare, Priyanka Jadhav, Kirti Nayakwadi, Prof.Kamal Reddy

B.E. Student, Dept. of Computer Engineering, Siddhant College of Engineering Pune, Maharashtra, India

ABSTRACT: In today's system, speed of CPU is not beneficial for fast processing. The approach that they use to execute task not utilizes the CPU better. We propose a multicore hardware platform that will enhance the efficiency of system and will also provide more security. Hybrid AES-BRA algorithm is used. It could be used to measure performance impact from different p-states. Energy management can be performed at many levels of granularity and through various techniques. Comparing our approach to sequential shows gains in compute energy efficiency. In this way dynamic management scheme saves energy consumption

KEYWORDS: Parallel processing, data security, BRA algorithm

I. INTRODUCTION

As processors have increase in performance and speed, processor power & energy consumption have become key challenges in the design of future high- performance systems. The maximum utilization of CPU in present system is 32-40%.Task is executed using sequential operation & that sequential execution cannot utilize CPU time efficiently. Thus, increases time complexity of executing task. In proposed system, we are changing the approach of task execution. To increase efficiency of system, we propose software platform. We present a multicore architecture where all cores execute the same instruction set, but have different capabilities & also performance levels. At run time, system software evaluates the resource requirements of an application and further chooses the core that can best meet these requirements while minimizing energy consumption. The motivation behind this is to reduce power consumption, and release s reserved resources for other applications.

The dynamic power management approach balances utilized processor resources against current work- load at runtime. The power management observes the processor statistics ie utilization, and evaluates the amount of required resources, i.e. the number of active processors. We have implemented software platform and evaluated various operation on a range of platforms, from embedded processors typical for mobile phones up to high-end server platforms.

Important reasons about the extremely high energy consumption in cloud data centers can attributed to the low utilization of computing resources that incurs a higher volume of energy consumption as compared with efficient utilization of resources. The resources with a low utilization consume an unacceptable amount of energy & time. According to recent studies, the average resource utilization in various data centers is lower than 30% and the energy consumption of idle resources is more than 70% .

We are providing security mechanism to information in serial & parallel way for existing & proposed system. We will consider power and computational factor of processor. Three levels of security are provided Authentication level security, Data level security, Network level security. BRA & AES top 2 security algorithms by combining will give higher level security. This algorithm is providing more security, because it is harder to crack the message. Result shows that, if this project is run in serial way, then utilization of CPU is 30-40%.If same project is run by proposed approach, CPU utilization will be upto 100%.

International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 11, November 2016

II. SYSTEM ARCHITECTURE

- **High Performance Computing (HPC)**

“Multicore System of HPC framework” technique increase the performance of data security algorithm which uses sequential processing they are modified using the theory of parallel processing. Still there is a chance of performance improvement of hybrid AES-BRA algorithm by using Parallel Processing. HPC systems popularly known as Supercomputers, generally capitalize on aggregating computing power in a way that delivers much higher performance than one could get out of a typical single desktop computer or workstation in order to solve large problems in engineering, or business. They are used for a wide range of computationally indepth tasks in various fields such as, comprise quantum mechanics, weather forecasting, climate research, oil and gas exploration, molecular modeling and or physical simulations. HPC systems have been shifting from expensive massively parallel architectures to clusters of commodity computers in order to take advantage of cost and performance benefits.

- **Multithreading**

Initially program start with master thread. We can make some part of the program so as to work in parallel by constructing child threads. Master thread executes in serially until the parallel region construct is encountered. Parent thread construct a group of parallel child threads (fork) which simultaneously execute statements in the parallel region. The work sharing construct split the work between all the threads. After executing the statements in the parallel region, group threads synchronize and enumerate but master continues.




Fig 1. Fork-Join Parallelism

- **Single Core and Multi Core**

Single Core:

A single core processor is a microprocessor with a single core on a chip, running a single thread at certain time. The term became common after the emergence of multicore processors to distinguish non multi core designs. Most microprocessors prior to the multi core era are single core. The class of many core, in a processors follows on from multicore in a progression showing increasing parallelism over time. Processors remained single core unit it was impossible to achieve performance gains from the increased clock speed and transistor count allowed by Moore's law.

International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 11, November 2016




Fig 2. Single core architecture

Multi Core:

Multi core assign two or multiple processors. But they are different from independent parallel processors as they are integrated on the similar chip circuit .A multi core processor implement message passing or shared memory inter core communication methods in multiprocessing. If the number of threads are less than or equal to the number of cores, separate core is provided to each thread and threads run independently on these multiple cores. If the number of threads are more than the number of cores, the cores are distributed among the threads. Any application that can be threaded can be mapped effortlessly to multi-core, but the improvement in performance gained by the usage of multi core processors depends on the portion of the program that can be parallelized.




Fig 3.Multicore Architecture

International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 11, November 2016

A. SYSTEM FRAMEWORK




Fig 4. System Architecture

B. CHUNKING

Chunking in psychology is a process by which individual pieces of information are bound together into a meaningful whole. A chunk is defined as a familiar collection of more elementary units that have been inter associated and stored in memory repeatedly and acting as a coherent & integrated group when retrieved.

III. RELEVANT MATHEMATICS

• SYSTEM DESCRIPTION

Input: Collection of different types of dataset.

Output: Encode/Decode information as per request

Methodology:

- Parallel Processing
- Segmented approach

1. Function:

- Authentication object
- Encoding Object
- Decoding Object
- Serial Object
- Parallel Object

2. Mathematical Formulation:-

1. Multicore task execution

Assumption:-

- (a) m = Total cores available on multicore system 'S'
- (b) λ = arrival time of each task which want to execute on multicore system.
- (c) s = Execution speed of 'm' cores on multicore system 'S'

Now,

Total task execution time(x) = r/s

Here,

x → Execution time

s → Execution speed



International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 11, November 2016

$r \rightarrow$ Total speed rate of task

Core Utilization:

Core utilization (P) = $\lambda / m\mu$

Here,

$\mu \rightarrow$ Average number of task that can be finished by processor core in one unit time.

Multitask Execution On Single Processor:

Here,

$$P_k = m^m p^k / m! \quad , k > m;$$

Or

$$P_k = (mp)^k / k! \quad , k \leq m;$$

Here,

P_k = Probability of 'k' task execution time on multicore system 'S'.

Security Mechanism:

File size(F)

- File is divided into blocks and which is represented by,
 $F = \{b_1, b_2, \dots, b_m\}$
- Each block consist of set of character as shown below,
 $b = \{c_1, c_2, c_3, \dots, c_n\}$
- Password(key) is required for security which is also set of character as given below,
 $X = \{k_1, k_2, \dots, k_n\}$

Now,

$$\text{File size}(F) \rightarrow \sum_{i=0}^{|F|} |T_{bi}|$$

Here,

F = size of file

|F| = Total number of blocks

T_{bi} = File data subset/Total lock size

IV. LITERATURE SURVEY

Recent survey of green data centers and energy-efficient cloud computing systems found in [1], [2]. Overview of energy and time efficiency techniques in cluster computing systems was provided in [3]. In [4], the authors proposed a method to route a request to the data center that is nearest in terms of geographical distance, results in least electricity, and emits the smallest amount of carbon. In [5] the authors studied the problem of scheduling batch jobs for multiple geographically distributed data centers, and proposed a provably efficient online scheduling algorithm, which optimizes the energy cost and fairness among different organizations, subject to queueing delay constraints, which satisfy the maximum server inlet temperature constraints.

V. CONCLUSION

Energy consumption can be reduced for multicore processors using hardware platform of parallel operation. Using hybrid BRA-AES algorithm are taking 13% less time for text, image, pdf, application, etc for their encryption and decryption as compare to AES algorithm. Performance analysis of hybrid BRA-AES Algorithm for file encryption and decryption process is done .



International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 11, November 2016

VI. ACKNOWLEDGEMENT

We sincerely thank the reviewers for their comments and suggestions that helped us improve our work. This research has been supported by our Faculty members especially our project guide Prof. Kamal Reddy and the Conference Imperial Journal of Interdisciplinary Research(IJIR)

REFERENCES

1. Beloglazov, R. Buyya, Y. C. Lee, and A. Zomaya, "A taxonomy and survey of energy-efficient data centers and cloud computing systems," *Advances in computer*, vol. 82
2. L. Wang and S. U. Khan, "Review of performance metrics for green data centers: a taxonomy study," *Journal of Supercomputing*, vol. 63, no. 3, pp. 639-656, 2013.
3. G. L. Valentini, W. Lassonde, S. U. Khan, N. Min-Allah, S. A. Madani, J. Li, L. Zhang, L. Wang, N. Ghani, J. Kolodziej, H. Li, A. Y. Zomaya, C.-Z. Xu, P. Balaji, A. Vishnu, F. Pinel, J. E. Pecero, D. Kliazovich, and P. Bouvry, "An overview of energy efficiency techniques in cluster computing systems," *Cluster Computing*, vol. 16, no. 1, pp. 3-15, 2013.
4. J. Doyle, R. Shorten, and D. O'Mahony, "Stratus: load balancing the cloud for carbon emissions control", *IEEE Transactions on Cloud Computing*, vol. 1, no. 1, pp. 116-128, 2013.
5. M. Polverini, A. Cianfrani, S. Ren, and A. V. Vasilakos, "Thermal-aware scheduling of batch jobs in geographically distributed data centers," *IEEE Transactions on Cloud Computing*, vol. 2, no. 1, pp. 71-84, 2014.
6. P. Kukkala, T. Arpinen, M. Setälä, M. Hännikäinen, and T. D. Hämäläinen, "Dynamic power management for UML modeled applications on multiprocessor SoC," *Proceedings of the IS&T/SPIE 19th Annual Symposium on Electronic Imaging*, 2007.
7. R. Kumar, K. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen, "Processor power reduction via single-ISA heterogeneous multi-core architectures," *IEEE Computer Architecture Letters*, vol. 1, no. 1, pp. 5-8, 2002.
8. S. J. Lee, H.-K. Lee, and P.-C. Yew, "Runtime performance projection model for dynamic power management," *Proceedings of 12th Asia-Pacific Computer Systems Architecture Conference, LNCS 4697*, pp. 186-197, 2007.
9. D. C. Snowdon, E. Le Sueur, S. M. Petters, and G. Heiser, "Koala a platform for OS-level power management," *Proceedings of the 4th ACM European Conference on Computer Systems*, pp. 289-302, 2009.
10. B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner, "Theoretical and practical limits of dynamic voltage scaling," *Proceedings of the 41st Design Automation Conference*, pp. 868-873, 2004.
11. M. Polverini, A. Cianfrani, S. Ren, and A. V. Vasilakos, "Thermal-aware scheduling of batch jobs in geographically distributed data centers," *IEEE Transactions on Cloud Computing*, vol. 2, no. 1, pp. 71-84, 2014.
12. J. Doyle, R. Shorten, and D. O'Mahony, "Stratus: load balancing the cloud for carbon emissions control", *IEEE Transactions on Cloud Computing*, vol. 1, no. 1, pp. 116-128, 2013.