# International Journal of Innovative Research in Computer and Communication Engineering 

(A High I mpact Factor, Monthly, Peer Reviewed Journal)
Website: www.ijircce.com
Vol. 6, Issue 2, February 2018

# Design of Hardware accelerator for Singular Value Decomposition 

V.Bindu Madhavi ${ }^{1}$, Sakina ${ }^{2}$, M.Neelaveni ${ }^{3}$, P.Suresh Babu ${ }^{4}$, V.Naga Babu ${ }^{5}$, P.V.V.N.D.P.Sunil ${ }^{6}$<br>Pursuing B.Tech, Department of Electronics and Communication Engineering, DMS SVH College of Engineering, Machilipatanam, Krishna District, Andharapradesh, India ${ }^{1,2,3,4,5}$<br>Assistant Professor, Department of Electronics and Communication Engineering, DMS SVH College of Engineering,<br>Machilipatanam, Krishna District, Andharapradesh, India ${ }^{6}$


#### Abstract

The main objective is to design a high performance implementation of the Givens Rotation in VLSI Hardware. The Givens Rotation algorithm has many applications in computer vision (CV) and artificial intelligence area. Givens Rotation is the major part in the matrix operations like singular value decomposition or eigen value and eigen vector computation, which has many applications. A few examples include -object recognition, face recognition and dimensionality reduction, principle component analysis etc. These matrix operations involve lot of Givens Rotation applied in iterative manner. Though the iterative approach of the matrix operations implemented in software gives decent performance on the high end processors, it's still slow to compute on low end desktop computers or embedded devices. In this scenario, providing a hardware accelerator that can be used to improve the performance of Givens Rotation computation is necessary.

In this project VLSI architecture for computing the Givens Rotation will be proposed. The architecture will be coded using Verilog HDL language. The design will be simulated to see the performance improvement and synthesized to see the area required by the hardware on FPGA.


Tools:Altera quartus II Modelsim simulator
Language: Verilog HDL Language.
KEYWORDS: Givens Rotation, Singular value decomposition, FPGA, HDL.

## I.INTRODUCTION

The Singular Value Decomposition (SVD) is an important matrix factorization procedure used extensively in signal and image processing algorithms. It is very well suited to analyzing data matrices from sensor arrays. The singular values can also be used to determine the rank of a matrix in numerically reliable manner. Computation of SVD from characteristic equation approach is time consuming because of so many calculations required; this is too costly to have in software as well as hardware. So, finding eigen values in a different way is must.
SVD algorithms require costly arithmetic operations such as division and square root in the computation of rotation parameters. Increased efficiency may be obtained through the use of hardware oriented arithmetic techniques that relate better to the algorithm. Special VLSI structures have been proposed for SVD. The Coordinate Rotation Digital Computer (CORDIC) algorithms, which allow easy computation of inverse tangents and vector rotations, have proven extremely useful in this context.

ISSN(Online): 2320-9801
ISSN (Print) : 2320-9798

# International Journal of Innovative Research in Computer and Communication Engineering 

(A High I mpact Factor, Monthly, Peer Reviewed Journal)
Website: www.ijircce.com
Vol. 6, Issue 2, February 2018

## II.RELATED WORK

Hardware acceleration is a technique which uses computer hardware to perform some operations more effectively than in software. The hardware which performs acceleration when it is the separate unit from CPU is called as hardware accelerator. Givens Rotation hardware accelerator is used to enhance the performance of Givens Rotation by using FPGA.

## III.PROPOSED SYSTEM

A. Block Diagram:


Fig. 1.Block Diagram of the system
Functional blocks in the above fig. are

- Random $2 \times 2$ matrix generator
- CORDIC Vector unit
- Angle Sum and Angle Difference
- CORDIC Rotation unit.

The input matrices are generated by random $2 \times 2$ matrix generator using MATLAB which are given as an input to the model simulator. It is coded in Verilog Hardware Description Language. CORDIC Vector units compute the angle up to which we rotate to get SVD. Angle sum and angle difference are used to find out left rotation angle $\left(\Theta_{1}\right)$ and right rotation angle $\left(\theta_{\mathrm{r}}\right)$. CORDIC Rotation unit rotate the matrices by $\theta_{\mathrm{r}}$ and $\theta_{1}$. Finally SVD of matrices was obtained which are represented in fixed point format. Later, the whole design is synthesized on FPGA to see performance improvement.

ISSN(Online): 2320-9801

# International Journal of Innovative Research in Computer and Communication Engineering 

(A High Impact Factor, Monthly, Peer Reviewed J ournal)<br>Website: www.ijircce.com<br>Vol. 6, Issue 2, February 2018

## B. Random matrix generator:

Random matrix generator consists of look up tables, multiplexers, SVD top level module as shown in below fig.


Fig. 2.Random matrix generator
Look up tables stores the values to which SVD to be computed. Multiplexer prefetches the value from the look up table and selects corresponding value based on the counter value. The value of the counter depends upon the number matrices to be generated.

CORDIC:
Coordinate Rotation Digital Computer (CORDIC) is a method of calculating math functions using much simpler math operations in a loop called a binary search. Most commonly CORDIC is used to calculate angle and hypotenuse of a point. CORDIC uses simple shift- add operations for several computing tasks such as calculation of trigonometric, hyperbolic and logarithmic functions, real and complex functions, division, square root calculations, solution of linear systems, eigen value estimation, SVD, QR factorization and many others .

## C. CORDIC Vector unit:

In this unit the vectors in Cartesian coordinates are converted in to polar coordinates and represented in fixed point forat. Let say you have a point $(\mathrm{X}, \mathrm{Y})$ then

$$
\theta=\tan ^{-1}(\mathrm{Y} / \mathrm{X})
$$

In general the angle of line joining ( $\mathrm{X}, \mathrm{Y}$ ) with respect to the origin can be computed with respect to X -axis in iterative manner.
$\mathrm{Y}=\mathrm{X} \tan \theta$

Where $\theta=\frac{\pi}{4}, \frac{\pi}{8}, \frac{\pi}{16}, \frac{\pi}{32}, \frac{\pi}{64} \ldots \ldots$.

ISSN(Online): 2320-9801

# International Journal of Innovative Research in Computer and Communication Engineering 

(A High I mpact Factor, Monthly, Peer Reviewed Journal)

Website: www.ijircce.com
Vol. 6, Issue 2, February 2018

If Y is less than the absolute then the angle will incremented else the angle will decremented. This process will continued until we reach the angle at which Y is very close to the absolute value. Reduce or enhance the $\theta$ by half until value of Y very close to the value we have. The fig. below describes the working of usual CORDIC algorithm.


$$
\begin{aligned}
\mathrm{Y}=\mathrm{X} \tan (\pi / 4) & =\mathrm{X}^{*} 1 \\
\mathrm{Y} & =\mathrm{X} \tan (\pi / 8)=\mathrm{X}^{*} 0.4142 \\
\mathrm{Y} & =\mathrm{X} \tan (\pi / 16)=\mathrm{X} * 0.1989
\end{aligned}
$$

$\mathrm{Y}=\mathrm{X} \tan (\pi / 32)=\mathrm{X} * 0.0985$
This is the usual way which was used in CORDIC algorithm. It needs a multiplier which is not desirable because it takes a lot of area and complex to design. So, we avoid multiplier.
We replace the multiplier with arithmetic right shift operation by taking angles $\tan ^{-1}(1), \tan ^{-1}(1 / 2), \tan ^{-1}(1 / 4) \ldots \ldots \ldots$
Instead of $\pi / 4, \pi / 8, \pi / 16, \pi / 32$

$$
\begin{aligned}
& Y=X \tan \theta \\
& Y=X \tan \left(\tan ^{-1} 1^{\prime}=X * 1\right. \\
& Y=X \tan \left(\tan ^{-1}(1 / 2)\right)=X * \frac{1}{2} \\
& Y=X \tan \left(\tan ^{-1}(1 / 4)\right)=X * \frac{1}{4}
\end{aligned}
$$

The number which is divided by $2^{n}$ is equal to the number right shifted by $n$ bits. It does not require any hardware.
CORDIC algorithm which is used for finding an angle is as follows:
If $Y$ is positive then
$\mathrm{X}_{\text {new }}=\mathrm{X}+(\mathrm{Y} \gg$ iteration number $)$
$\mathrm{Y}_{\text {new }}=\mathrm{X}$-(Y>>iteration number)
Sum angle $=$ Sum angle + Angle table [iteration number]
Iteration number $=$ Iteration number +1
If Y is negative
$\mathrm{X}_{\text {new }}=\mathrm{X}-(\mathrm{Y} \gg$ iteration number $)$
$Y_{\text {new }}=X+(Y \gg$ iteration number $)$
Sum angle $=$ Sum angle + Angle table [iteration number]
Angle table stored with set of angles. The total number of angles in the table depends upon the number of iterations to be performed. Number of iterations is equals to number of angles in the table.

## D.Angle sum and Angle difference:

The outputs of CORDIC vector units are angle sum and angle difference. By using these angles we can compute left rotation angle and right rotation angle which are used for finding SVD or diagonalized matrix.

ISSN(Online): 2320-9801

# International Journal of Innovative Research in Computer and Communication Engineering 

(A High I mpact Factor, Monthly, Peer Reviewed Journal)
Website: www.ijircce.com
Vol. 6, Issue 2, February 2018
$\theta_{\text {sum }}=\left(\theta_{\mathrm{r}}+\theta_{\mathrm{l}}\right)=\tan ^{-1}\left(\frac{\mathrm{c}+\mathrm{b}}{\mathrm{d}-\mathrm{a}}\right)$
$\theta_{\text {diff }}=\left(\theta_{r^{-}} \theta_{1}\right)=\tan ^{-1}\left(\frac{c-b}{d+a}\right)$

## E. CORDIC Rotation unit:

It is the reverse process of CORDIC vector unit. When we started with point $(\mathrm{X}, \mathrm{Y})$ using number of iterations we got an angle. By doing reverse process with same number of iterations we will get to the SVD.

## IV.INPUT-OUTPUT FORMATS

| Table 1.Input-Output representation formats |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Type | Inputs | Outputs | Format for angle |  |
| CORDIC Vector Unit | $\mathrm{X}, \mathrm{Y}$ | $\Theta$ | Q .14 |  |
| CORDIC Rotation <br> Unit | $\mathrm{X}, \mathrm{Y}, \theta$ | $\mathrm{X}_{0,} \mathrm{Y}_{0}$ | Q .6 |  |

The above table describes about input-output formats. Here $\mathrm{X}, \mathrm{Y}$ are inputs to the CORDIC Vector Unit and $\theta$ is the output. The input and outputs of the CORDIC rotation unit are $\mathrm{X}, \mathrm{Y}, \theta$ and $\mathrm{X}_{0}, \mathrm{Y}_{0}$ Where Q. 14 and Q. 6 represents after radix or decimal point 14,6 digits are taken to consideration respectively.

## V.RESULTS

Top level module on Test bench:


Fig. 4.Top level module

ISSN(Online): 2320-9801

# International Journal of Innovative Research in Computer and Communication Engineering 

(A High I mpact Factor, Monthly, Peer Reviewed J ournal)

Website: www.ijircce.com
Vol. 6, Issue 2, February 2018

The fig. above describes the internal structure of block diagram obtained on test bench. The 2 x 2 matrix is given as inputs which are generated by using random matrix generator. Adders in the above fig are used for compute eq. (1) and eq. (2) which are given to CORDIC Vector unit then angle sum and angle difference are obtained. Then, by using angle sum and angle difference compute $\theta_{\mathrm{r}}$ and $\theta_{\mathrm{l}}$ (from eq.(1) and eq.(2)). Finally, CORDIC Rotation unit gives the diagonal matrix as an output.

Modelsim Simulation Result:


Fig. 5.Modelsim output waveform
The fig. above shows the inputs and outputs obtained by using Modelsim software.
Synthesis Result using FPGA:


Fig. 6.Synthesis result using FPGA

ISSN(Online): 2320-9801
ISSN (Print) : 2320-9798

## International Journal of Innovative Research in Computer and Communication Engineering

(A High I mpact Factor, Monthly, Peer Reviewed Journal)
Website: www.ijircce.com
Vol. 6, Issue 2, February 2018

The above fig. shows the output waveforms obtained by performing synthesis on FPGA

## VI. PERFORMANCE IMPROVEMENT

Singular Value Decomposition (SVD) of a $2 \times 2$ matrix can be computed by using rotations and is expressed as follows

$$
\mathrm{R}\left(\theta_{\mathrm{r}}\right)^{\mathrm{T}}\left[\begin{array}{ll}
a & b \\
c & d
\end{array}\right] \mathrm{R}\left(\theta_{1}\right)=\left[\begin{array}{cc}
d 1 & 0 \\
0 & d 2
\end{array}\right]
$$

Where $\mathrm{R}(\theta)=\left[\begin{array}{cc}\cos \theta & \sin \theta \\ -\sin \theta & \cos \theta\end{array}\right]$ is a rotation matrix and $\left[\begin{array}{ll}a & b \\ c & d\end{array}\right]$ is the input $2 \times 2$ matrix. By solving this equation results 40 cycles as shown in fig. 7.

| Operation | Count |
| :---: | :---: |
| Addition | 8 |
| Subtraction | 4 |
| Multiplication | 24 |
| Sin | 2 |
| Cos | 2 |
| Total | 40 |

Table 2.Comparision between software and hardware implementation


Fig. 7.No of operations to be performed by using software

ISSN(Online): 2320-9801

# International Journal of Innovative Research in Computer and Communication Engineering 

(A High Impact Factor, Monthly, Peer Reviewed J ournal)<br>Website: www.ijircce.com<br>Vol. 6, Issue 2, February 2018

So, it requires 8 adders, 4 subtractors, 24 multipliers, 2 Sin and 2 Cosine operations. The software implementation would take minimum 40 cycles for a $2 \times 2$ SVD computation. This means the hardware accelerator is minimum $40 X$ faster than software implementation.

## VI.CONCLUSION

Hardware accelerator for Givens Rotation was designed and eigen values are computed. It gave the same output as in MATLAB. Time consuming to compute eigen values are reduced from 40 cycles to one cycle. So, performance was enhances extensively.

## REFERENCES

1. P. V. Kumar, C. S. Pari, G. R. Murthy, E. K. Wong, "Low Energy Improved Speed and High Throughput CORDIC Cell to Improve Performance of Robots' Processor", Asian Journal of Scientific Research, vol. 8, no. 3, pp. 381-391, 2015.
2. W. H. Yan, Y. H. Hu, J. L. Li, Z. M. He, C. Y. Wu, K. J. Zhao, "FPGA implementation of CORDIC algorithm applied to digital down conversion", Journal of Time and Frequency, vol. 37, no. 1, pp. 34-40, 2014.
3. X. W. Chen, G. X. Liu, W. M. Tang, "Arbitrary logarithm CORDIC algorithm based on expansion convergence domain and FPGA implementation", CHINA MEASUREMENT \& TEST, vol. 41, no. 7, pp. 108-111, 2015.
4. L. X. Deng, J. S. An, "A Low Latency High-Throughput Elementary Function Generator Based on Enhanced Double Rotation CORDIC", IEEE Symposium on Computer Applications and Communications (SCAC), pp. 125-130, 2014.
5. D. G. Bailey, Design for Embedded Image Processing on FPGAs, John Wiley \& Sons, Inc, 2011
6. A. R. Lopes, G. A. Constantinides, "A high throughput fpga-based floating point conjugate gradient implementation" in Reconfigurable Computing: Architectures Tools and Applications, Springer, pp. 75-86, 2008.
7. K. Y. Chang, Y. N. Zeng, P. Chen, Z. P. Qin, "Application of CORDIC algorithm in sine \& cosine function and its implementation on FPGA", Computer Engineering and Applications, vol. 49, no. 7, pp. 140-143, 2013.
8. https://en.wikipedia.org/wiki/Givens_rotation
9. https://en.wikipedia.org/wiki/CORDIC
10. J. E. Volder, "The CORDIC trigonometric computing technique", IRE Trans. Electron. Computers, vol. EC-8, pp. 330-334, Sept. 1959.
11. Y. F. Yao, D. B. Fu, X. F. Yang, "Design and Implementation of High Speed Circuit of CORDIC Algorithm", SEMICONDUCTOR TECHNOLOGY, vol. 33, no. 4, pp. 346-348, 2008.
12. http://bsvi.ru/uploads/CORDIC--_10EBA/cordic.pdf
13. https://en.wikipedia.org/wiki/Singular-value_decomposition
