



IJIRCCCE

e-ISSN: 2320-9801 | p-ISSN: 2320-9798



INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN COMPUTER & COMMUNICATION ENGINEERING

Volume 10, Issue 6, June 2022

ISSN INTERNATIONAL
STANDARD
SERIAL
NUMBER
INDIA

Impact Factor: 8.165



9940 572 462



6381 907 438



ijircce@gmail.com



www.ijircce.com

Design and Implementation of Hamming Code Error Detection and Correction using VHDL

Neha Gupta, Dr Vinay Kumar Jain

M.Tech in VLSI Design, Dept. of Electronics and Telecommunication, Shri Shankracharya College of Engineering and Technology, Junwani, CG, India

Associate Professor, Dept. of Electronics and Telecommunication, Shri Shankracharya College of Engineering and Technology, Junwani, CG, India

ABSTRACT: Error free transmission is a major concern in advanced electronic circuits. The errors in information occur during transmission which can lead to wrong information at reception. Error correction codes are commonly used to protect the information in memories and registers in electronic circuits. Hamming code is one of such forward error correcting code. It uses either even parity or odd parity check method. Here we implemented hamming code using even parity check method. Hamming code is an improvement over parity check method. Here the hamming code is implemented in Xilinx in which 7-bits of information data is transmitted with 4 redundant bits and it is also implemented by Artix7. A special parity bit is used to detect the double bit error. Here we used SEDC-DED (Single Bit Error Detection and Correction-Double Bit Error Detection) algorithm for error detection and error correction.

KEYWORDS: Artix7, even parity, FPGA-Xilinx, Hamming code, VHDL.

I. INTRODUCTION

In digital communication, errors are introduced during the transmission of data from the transmitter to receiver due to noise or environmental interference. Error is a condition when the output information does not match with the input information that means '0' bit may change to '1' or a '1' bit may change to '0'. These errors can become a serious problem for achieving accuracy and performance of the system. Therefore, the reliability of data transmission is required to be improved. To improve the reliability, it is essential to detect and correct the error. Hence, we have to use some kind of error detection and error correction codes. In this type of codes, one or more than one extra bit is added to the data bits at the time of transmitting the data. These extra bits are called parity bit that helps to detect the errors. A parity bit or a check bit is a bit added to the end of a string of binary code that indicates whether the number of bits in the string is even or odd. The parity may be either even or odd. Even parity means, the number of 1's in the given word including the parity bit should be even(2,4,6). Odd parity means, the number of 1's in the given word including the parity bit should be odd(1, 3, 5).

The data bits along with the parity bit forms a code word. Codes which allow only error detection are called error detection codes and are used to detect an error occurred during transmission of the message. A simple example of error-detecting code is parity check and codes which allow error detection and error correction are called error detecting and correcting codes. In error-correcting codes, parity check has a simple way to detect errors along with a sophisticated mechanism to determine the corrupted bit location. Once the corrupted bit is located, its value is reverted (from 0 to 1 or 1 to 0) to get the original message.

There are different types of error controlling codes such as parity checking, check sum error detection, cyclic redundancy check, VRC, LRC & Hamming code. Comparing with other error controlling codes, hamming code has high efficiency for error detection as well as for error correction and this code is also easy to implement.

II. HAMMING CODE

Hamming code not only provides the detection of a bit error but also identifies which bit is in error so that it can be corrected. Thus, the hamming code is called error detecting and error correcting code. It is used to detect &

correct a single bit error and also used to detect a double bit error. Because of its simplicity, hamming code is widely used in computing memory, data compression & other application of telecommunication.

The code uses a number of parity bits (dependent on the number of information bits) located at certain positions in the code group. If the number of bits designated as ‘X’ then the number of parity bits, ‘P’ is determined by the following relationship:

$$2^P \geq X + P + 1 \quad (1)$$

For seven information bits, X=7, then the number of parity bits ‘P’ is obtained by trial and error using the above equation (1). Thus 4 parity bits are required for 7 information bits and these 4 parity bits are placed in the powers of 2.

2.1 Hamming Code Algorithm

The general algorithm for the hamming code is as follows:

1. ‘P’ parity bits are added to X-bit data word, forming a code word of X+Pbits.
2. The bit positions are numbered in sequence from 1 to X+P.
3. These positions are numbered in powers of 2, reserved for the parity bits and the remaining bits are data bits.
4. Parity bits are calculated by XOR operation of some combination of databits. The method of parity bits is calculated is as follows:

P1 = XOR of bit positions (1, 3, 5, 7, 9, 11, 13...)

P2 = XOR of bit positions (2, 3, 6, 7, 10, 11...)

P4 = XOR of bit positions (4, 5, 6, 7, 13...)

P8 = XOR of bit position (8, 9, 10, 11, 12, 13...)

2.2 SEDC-DED Algorithm

The basic hamming code can detect and correct single bit error only. By adding another parity bit P9 to the coded word the Hamming code can also be used to detect double bit errors. If we include this additional parity bit to the 11-bit coded word, then it becomes a 12-bit coded word. This method is called SEDC-DED algorithm and is shown in below Fig. 1. Here P9 (additional parity bit) is evaluated by XOR of all the 11-bits.




Fig. 1: Flowchart for SEDC-DED Algorithm

III. INFORMATION TRANSFER

Consider a 7-bit data word 1010110 as shown in Table 1.

Bit Position	7	6	5	4	3	2	1
Code Word	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁
Data Bits	0	1	1	0	1	0	1

Table 1: Original Data Bits


Here we include 4 redundant parity bits with this 7-bit data word, which produces 11-bits as an encrypted codeword. This code word is transmitted at the receiver end, which is examined by checker bits to detect and correct if any error occurred during transmission.

3.1 Data Encryption with Hamming Code

3.1.1 Encoder Circuit

The data word is applied as an input to the encoder circuit which performs XOR operations on the given data word and thus the required parity bits are generated from the parity bit generator. Parity bits and data bits together form the code word. An encoder circuit of hamming code for 4-bit data word is shown Fig. 2. Following this circuit pattern, we can design an encoder circuit of hamming code for 7-bit data word and it is implemented by Artix7.

Fig. 2: Hamming Encoder Circuit



The above Fig. 2 consists of 4-bit data word, parity bit generator and 7-bit code word. The 4-bit data word is applied as an input to the encoder circuit, now the encoder output consists of 7-bits i.e. 4-data bits D1, D2, D3 & D4 and 3-parity bits P1, P2 & P4. Similarly, for a 7-bit data word, the code word consists of 11-bits i.e. 7-data bits D1, D2, D3, D4, D5, D6, D7 and 4-parity bits P1, P2, P4 & P8 as shown in Table 2. The parity bits calculated for 7-bit data is as follows:

$$P1 = D1 \oplus D2 \oplus D4 \oplus D5 \oplus D7$$

$$P2 = D1 \oplus D3 \oplus D4 \oplus D6 \oplus D7$$

$$P4 = D2 \oplus D3 \oplus D4$$

$$P8 = D5 \oplus D6 \oplus D7$$

Bit Position	11	10	9	8	7	6	5	4	3	2	1
Code Word	D ₇	D ₆	D ₅	P ₈	D ₄	D ₃	D ₂	P ₄	D ₁	P ₂	P ₁
Encoded Data Bits	0	1	1	0	0	1	0	1	1	1	0

Table 2: 11-Bits of Encoded Data

3.2 Data Decryption with Hamming Code using SEDC-DEDA Algorithm

3.2.1 Decoder Circuit

A decoder circuit of hamming code for 4-bit data word is shown in Fig. 3. The circuit consists of checker bit generator, 3 to 8 decoder and XOR gates. In this circuit, the code word is applied as an input then the check bits are generated by the checker bit generator, these bits are given to the decoder that enables the XOR gate which is having the error. Depending on the correction algorithm either it will be detected or corrected.




Fig. 3: Hamming Decoder circuit

The decoder circuit of 7-bit data word consists of checker bit generator, 4 to 16 decoder and XOR gates. The error detection and correction are done as similar to 4-bit hamming decoder. The checker bits for 11-bit code word & the 12th bit i.e. overall parity bit P9 is calculated as follows:

$$C1 = D1 \oplus D3 \oplus D5 \oplus D7 \oplus D9 \oplus D11$$

$$C2 = D2 \oplus D3 \oplus D6 \oplus D7 \oplus D10 \oplus D11$$

$$C3 = D4 \oplus D5 \oplus D6 \oplus D7$$

$$C4 = D8 \oplus D9 \oplus D10 \oplus D11$$

$$P9 = D1 \oplus D2 \oplus D3 \oplus D4 \oplus D5 \oplus D6 \oplus D7 \oplus D8 \oplus D9 \oplus D10 \oplus D11.$$

The detection and correction algorithm works on the following '3' conditions.

1. If C=0 and P9=0

There is no error in the transmitted codeword, so the codeword is taken as valid information.

2. If C ≠ 0 and P9=1

A single bit error occurred that can be detected and corrected.

3. If C ≠ 0 and P9=0

Double bit error occurred that cannot be corrected, so the codeword is taken as invalid information.

Here 'C' indicates the 4 parity bits (P8P4P2P1).

The above generated checker bits are given to the decoder which locates the error in the given code word. If no error occurs, then received data is considered as valid information and if an error occurs then the output of the decoder enables the XOR gate which is having an error and is corrected by inverting the bit and the data is validated.

The decoder will receive the data for '3' different conditions are shown in below tables.

Bit Position	12	11	10	9	8	7	6	5	4	3	2	1
Code Word	P ₉	D ₇	D ₆	D ₅	P ₈	D ₄	D ₃	D ₂	P ₄	D ₁	P ₂	P ₁
Received Data Bits	0	0	1	1	0	0	1	0	1	1	1	0

Table 3: Received Data Bits with No Error

Bit Position	12	11	10	9	8	7	6	5	4	3	2	1
Code Word	P ₉	D ₇	D ₆	D ₅	P ₈	D ₄	D ₃	D ₂	P ₄	D ₁	P ₂	P ₁
Received Data Bits	1	1	1	0	1	1	0	0	1	0	0	1

Table 4: Received Data Bits with Single Error

Bit Position	12	11	10	9	8	7	6	5	4	3	2	1
Code Word	P ₉	D ₇	D ₆	D ₅	P ₈	D ₄	D ₃	D ₂	P ₄	D ₁	P ₂	P ₁
Received Data Bits	0	0	1	1	1	0	1	1	0	1	1	1

Table 5: Received Data Bits with Double Error

IV. SIMULATION RESULT AND DISCUSSION

All the designs of hamming encoder and decoder are simulated in Xilinx ISE and Artix7. The simulation results are shown below Figures.




Fig4. VHDL Code Simulation in Xilinx 14.7




Fig5. RTL Schematic of Hamming Error Detection and Correction



- [3]. Hamming, R.W. “Error Detecting and Error Correcting Codes” Bell System Tech. Jour., 29 (1950): 147–160.
- [4]. D.K. Bhattacharyya, S. Nandi “An efficient class of SEC-DED codes”1997 International symposium on parallel Architecture, Algorithms and networks (ISPAN’97) PP.410-415.
- [5]. Charles H. Roth, Jr. “System design using VHDL” PWS publishing company-1998 Edition.
- [6]. “Digital Design-Principles and Practices” 4th Edition by John F.Wakerley.
- [7]. PranjaliPothare ,PranjaktaAmbatkhar , PayalPatre , Karishma Padole , Shilpa Lende , AnkitaBelekar, “Hamming code for single bit error detection & error correction with Even Parity using VHDL” IJAR CET volume 4 , Issue 1,January 2015.
- [8]. “Communication Systems (Analog & Digital)” Sanjay Sharma” 3rd edition SK Kataria& Sons Publication.
- [9]. “Digital Design” Pearson 4th Edition by M. Morris Mano, Michael D.Cliletti.



INNO  **SPACE**
SJIF Scientific Journal Impact Factor
Impact Factor: 8.165



ISSN INTERNATIONAL
STANDARD
SERIAL
NUMBER
INDIA



INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN COMPUTER & COMMUNICATION ENGINEERING

 **9940 572 462**  **6381 907 438**  **ijircce@gmail.com**



www.ijircce.com

Scan to save the contact details