Design and Modeling of I2C Bus Controller Using VHDL

Pankaj Kumar Mehto*, Ashish Radhuvansi, Sonu Lal
M.Tech, Dept. of EC, IES College of Technology, Bhopal, India
M.Tech, Dept. of EC, IES College of Technology, Bhopal, India
Assistant Professor, Dept. of EC, IES College of Technology, Bhopal, India

Corresponding author

ABSTRACT: In this paper we focus on the design of I2C bus controller and the interface between the two integrated devices i.e. microcontroller and EEPROM, the microcontroller like as a master controller and, the EEPROM like as slave for serial communication in embedded system. The I2C Interface is operating in 7-bit address mode. We can say one master is able to manage 27 or 128 slaves. The components of the I2C bus controller is consist of only a bidirectional two wire and standard protocol which communicate between two integrated circuit or device. First one is serial data (SDA) line and second is serial clock (SCL) line. The I2C protocol was given by Philips Semiconductors for faster devices to communicate with slower devices and each other without data loss. The complete module of I2C bus controller is designed in VHDL and simulated in ModelSIM. The design is also synthesized in Xilinx XST 14.1.


I. INTRODUCTION

The I2C Master Controller is designed to interface with up to 127 different I2C slave devices. In order to achieve this task, the I2C Master Controller requires several components to make a complete I2C bus interface system. The first components required are a microprocessor and second chip select unit and others I2C slave devices. The microprocessor initiates and configures to all I2C bus transactions. After that, the chip select unit assures that the microprocessor's bus cycles comply to the I2C Master Controller requirements. So, the I2C slave device can be any I2C slave device operating within the specification created by Philips Semiconductor. This thesis is aimed at designing of a Master controller for I2C bus using the VHDL. I2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices. It is most useful for applications requiring occasional communication over a short distance between many devices. The I2C standard is a real multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus at the same time. This core, however, supports only single master operations, in which the core is the master. The I2C interface uses a serial data line (SDA) and a serial clock line (SCL) for data transfers.

II. I2C BUS CONTROLLER DESIGN

I2C Protocol generally, a standard communication protocol consists of four parts:
1) START signal generation
2) STOP signal generation
3) Slave address transfer
4) Data transfer
III. INTERFACING SERIAL EEPROM (AT24C16) WITH 8051 MICROCONTROLLER (AT89C51) USING I2C BUS

Figure 1 Architecture of AT89C51 microcontroller and AT24C16 EEPROM Interfacing

IV. I2C BUS ARCHITECTURE

Figure 1.2 I2C master controller pin level architecture

V. MICROPROCESSOR INTERFACE DESIGN REQUIREMENTS

The subsequent list contains requirements that the microprocessor must follow to make sure proper operation of the
system:

- Chip decides on must be synchronized to the microprocessor clock frequency.
- Address and data must be applicable the entire time chip select is asserted during a write cycle.
- Data is latched into the appropriate I2C Master Controller registers on the rising edge of the third microprocessor clock.
- Data strobe acknowledges is controlled externally to the I2C Master Controller. It is up to the designer to insert the appropriate wait states to achieve the requirements above.

VI. TOP-LEVEL SIGNAL DESCRIPTIONS

Table-1 consists of the input/output signals of the I2C bus Master bus controller. The address bus is used to 3-bit input pin for the I2C master bus controller. The data input to the master bus controller is 8-bit and data output from the master bus controller is too 8-bit. Serial data line (SDA) and Serial clock line (SCL) both are in out pins between master controller and slave devices. Chip Select is the input pin to the controller which is synchronizes with the clock from microprocessor. RD and WR both are input pins to the master controller from the microprocessor.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>madr [7:0]</td>
<td>Input</td>
<td>I2C slave address</td>
</tr>
<tr>
<td>mbdr_i2c [7:0]</td>
<td>In-out</td>
<td>I2C data for uP</td>
</tr>
<tr>
<td>mbdr_micro</td>
<td>Input</td>
<td>uP data to output on I2C bus</td>
</tr>
<tr>
<td>sda</td>
<td>In-out</td>
<td>I2C serial data</td>
</tr>
<tr>
<td>scl</td>
<td>In-out</td>
<td>I2C serial clock</td>
</tr>
<tr>
<td>cs</td>
<td>Input</td>
<td>master/slave select</td>
</tr>
<tr>
<td>srw</td>
<td>In-out</td>
<td>slave read/write from microprocessor</td>
</tr>
<tr>
<td>Sys_clock</td>
<td>Input</td>
<td>I2C Input clock from microprocessor</td>
</tr>
<tr>
<td>reset</td>
<td>Input</td>
<td>Reset</td>
</tr>
<tr>
<td>msta_rst</td>
<td>Out</td>
<td>resets MSTA bit if arbitration is lost</td>
</tr>
<tr>
<td>rsta</td>
<td>Input</td>
<td>repeated start</td>
</tr>
<tr>
<td>rsta_rst</td>
<td>Out</td>
<td>repeated start reset</td>
</tr>
<tr>
<td>mbb</td>
<td>Out</td>
<td>bus busy</td>
</tr>
<tr>
<td>mcf</td>
<td>In-out</td>
<td>data transfer</td>
</tr>
<tr>
<td>maas</td>
<td>In-out</td>
<td>addressed as slave</td>
</tr>
<tr>
<td>mal</td>
<td>In-out</td>
<td>arbitration lost</td>
</tr>
<tr>
<td>mif</td>
<td>Out</td>
<td>interrupt pending</td>
</tr>
<tr>
<td>mbcr_wr</td>
<td>Input</td>
<td>indicates that MCBR register was written</td>
</tr>
<tr>
<td>mif_bit_reset</td>
<td>Input</td>
<td>indicates that the MIF bit should be reset</td>
</tr>
<tr>
<td>mal_bit_reset</td>
<td>Input</td>
<td>indicates that the MAL bit should be reset</td>
</tr>
</tbody>
</table>

VII. DESIGN STEPS

The practical explanation of I2C master has to be explained in the VHDL. That is called intend module / core. The test bench program has to be urbanized to test the intend module. The test bench provides the input to the intend module and verifies the outputs. The test bench has to be written in such way to ensure the intend module in all feasible conditions. VHDL simulator device is utilized to modelsim which confirm the intend functioning.
IX. SIMULATION RESULT

The VHDL code for I2C master controller is compiled in the ModelSim PE Student Edition 10.4 software tool. The test bench of this module is simulated and followings are the results. Here in all the cases I have taken clock frequency of 20MHZ that is time period of 50ns and duty cycle of 50%.

Figure 1.3 Communication application flowchart

Figure 1.4 Clock count of I2C master controller.
Figure 1.5 Data register of I2C master controller.

Figure 1.6 Bit count of I2C master controller.
X. CONCLUSION

The results of simulation and desired behaviour of the I2C bus controller agree. The interfacing of microcontroller (master) and serial EEPROM (slave) has done by using I2C bus which elaborates that I2C components are working as our desired conditions. The design of I2C controller using VHDL, simplifies the design process. The designer can write his design report not including any specific fabrication equipment. If a new technology emerges, designers do not require redesigning the circuit. He plainly input the intend program to the logic synthesis tool and creates a new gate level netlist using the new fabrication equipment. The judgment synthesis tool will optimize the circuit in area and timing for the new technology.

ACKNOWLEDGEMENT

The correspondence author is thankful to all the faculty members of department of Electronics & Communication, IES College of Technology Bhopal, M.P. and India for continuous support and encouragement. This is an opportunity to prove our technical skill for the benefit of social civilization.

REFERENCES

8. SAA1064, 4-digit Led-driver with FC bus interface datasheet, http://www.semiconductors.philips.com
9. www.latticesemi.com, I2C Master Controller reference design
12. The I2C –Bus specifications version 2.1 January 2000 http://www.semiconductors.philips.com/buses/i2c
13. R. Herveille, I2C-Master Core Specification, Rev. 0.9, 2003.7