International Journal of Innovative Research in Computer and Communication Engineering

ISSN Approved Journal | Impact factor: 8.771 | ESTD: 2013 | Follows UGC CARE Journal Norms and Guidelines

| Monthly, Peer-Reviewed, Refereed, Scholarly, Multidisciplinary and Open Access Journal | High Impact Factor 8.771 (Calculated by Google Scholar and Semantic Scholar | AI-Powered Research Tool | Indexing in all Major Database & Metadata, Citation Generator | Digital Object Identifier (DOI) |


papers

Digital Logic Gates Implementation using FPGA and Embedded Systems

Shreyash Shabadi, Shweta Khaire, Mahendra Mahale, Soham Methul, Shubhangee Varma, Dr. Ashok Chandak 

 

Department of Electronics and Telecommunication Engineering, Cusrow Wadia Institute of Technology, Pune, India

Department of Electronics and Telecommunication Engineering, COEP Technological University, Pune, India

DOI: 10.15680/IJIRCCE.2024.1203196
PDF pdf/Gqy2tRTDV4UxiGQ8Z80fjVD6NJBMAtDQy2XQJ05K.pdf
Copyright © IJIRCCE 2020.All right reserved