International Journal of Innovative Research in Computer and Communication Engineering
ISSN Approved Journal | Impact factor: 8.771 | ESTD: 2013 | Follows UGC CARE Journal Norms and Guidelines
| Monthly, Peer-Reviewed, Refereed, Scholarly, Multidisciplinary and Open Access Journal | High Impact Factor 8.771 (Calculated by Google Scholar and Semantic Scholar | AI-Powered Research Tool | Indexing in all Major Database & Metadata, Citation Generator | Digital Object Identifier (DOI) |
| papers | Design and implementation of Deadlock Avoidance for On Chip Buses with Elastic Buffer and Error CorrectionCHITHRA SOMASUNDARAN, SARIGA P SM.Tech Scholar (VLSI &Embedded System), Dept. of ECE, IIET, M.G University, Kottayam, Kerala, India Assistant Professor, Dept. of ECE, IIET, Nellikuzhy, Kerala, India |
|---|---|
| pdf/VNlHrKNgC4otQmbJCPWmwHuULxyfEV4sqO0s9lSI.pdf |
