International Journal of Innovative Research in Computer and Communication Engineering
ISSN Approved Journal | Impact factor: 8.771 | ESTD: 2013 | Follows UGC CARE Journal Norms and Guidelines
| Monthly, Peer-Reviewed, Refereed, Scholarly, Multidisciplinary and Open Access Journal | High Impact Factor 8.771 (Calculated by Google Scholar and Semantic Scholar | AI-Powered Research Tool | Indexing in all Major Database & Metadata, Citation Generator | Digital Object Identifier (DOI) |
| TITLE | A 4 Bit Quantum Voltage Comparator Based Flash ADC for Low Noise Applications Using GPDK 90nm |
|---|---|
| ABSTRACT | Analog to Digital Converter (ADC) is an essential part of a mixed signal circuit design, which acts as a bridge between naturally occurring analog signals and digital signals. It has been a continuous effort of the researchers to reduce or keep the noise constant along with the level of advancement made in the field of mixed signal circuit design to increase the speed. This work has been intended towards modification of Quantum Voltage Comparator (QVC) in a 4 bit flash ADC design which results in the reduction of linearity along with noise. The 2x1 multiplexer based decoder in ADC increases the speed of the circuit. QVC is a cascading of two differential comparators as a single comparator with systematically varying sizes of NMOS pair, which eliminates the resistor ladder circuit in a conventional flash ADC. In this work, the modified QVC based flash ADC works on a single input voltage. It has been simulated in GPDK 180 nm CADENCE VIRTUOSO platform with a supply voltage of 1.2 V. This proposed flash ADC design results in a significant drop in noise, yielding an SNR value of 25.4 dB with a sampling rate of 7.12 GS/s with a power consumption of 4.19 mW. |
| AUTHOR | PROF. DR. SHILPA K C, PRAJWAL YALBURGIMATH, PRATAP M H, PRASHANT SAVANTRI Department of Electronics Communication and Engineering, Dr. Ambedkar Institute of Technology, Bengaluru, India |
| VOLUME | 177 |
| DOI | DOI: 10.15680/IJIRCCE.2025.1312064 |
| pdf/64_A 4 Bit Quantum Voltage Comparator Based Flash.pdf | |
| KEYWORDS | |
| References | [1] D. T. Blaauw, A. Dharchoudhury, R. Panda, S. Sirichotiyakul, C. Oh, and T. Edward “Emerging power management tools for processor design", Proceedings. of ISLPED, pp. 143-148, August 1998. [2] A. Ferre and J. Figueras, “On estimating leakage power consumption for submicron CMOS digital circuits", Proceedings of PATMOS, pp. 269-279, October 1997. [3] J. P. Halter and F. N. Najm, “A gate-level leakage power reduction method for ultra-low-power CMOS circuits", Proceedings of CICC, pp. 475-478, May 1997. [4] R. X. Gu and M. I. Elmasry, “Power dissipation analysis and optimization of deep submicron CMOS digital circuits", IEEE Journal of solid-state circuits, Vol. 31, No. 5, pp.707-713, May1996. [5] R.Jacob Baker, “CMOS Circuit Design,Layout, and Simulation,” IEEE press Series on Microelectronic Systems ,2nd Edition,2014. [6] M. M. Ayesh , S. Ibrahim and M. M. Aboudina, “A 15.5-mW 20-GSps 4-Bit Charge-Steering Flash ADC,” IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS), 2015 [7] S.Varshney, M.Goswami, and B.R.Singh, “4-6 Bit Variable resolution ADC,” IEEE International Symposium on Electronic System Design Conference (ISED), 2013. [8] B. Javid and P. Heydari, “ A 4-bit 12GS/s Data Acquisition System-on Chip Including a Flash ADC and 4-Channel DeMUX in 130nm CMOS,” IEEE Custom Integrated Circuits Conference (CICC) 2012. [9] S. Banik, D. Gangopadhyay, and T. K. Bhattacharyya, “A Low Power 1.8 V 4-Bit 400-MHz Flash ADC in 0.18μ Digital CMOS,” Proceedings of the 19th International Conference on VLSI Design (VLSID), 2006. [10] A. Madankar, M. Patil, and V. Chakole, “Estimation of static and Dynamic characteristics for 4-Bit Flash ADC,” International Conference on Pervasive Computing (ICPC), 2015. [11] C. Mead, “Analog VLSI and Neural Systems,” Addison-Wesley, 1st Edition, 1989. [12] J. Yoo, K. Choi, and J. Ghaznavi, “Quantum Voltage Comparator for 0.07 µm CMOS Flash A/D Converters,” Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI’03), 2003. [13] J. Yoo, K. Choi, and A. Tangel, “A 1-GSPS CMOS flash A/D converter for system-on-chip applications," IEEE Computer Society Workshop on VLSI, pp. 135-139, April 2001. |
